-
1
-
-
0030711146
-
DSP cores for mobile communications: Where are we going
-
G. Fettweis,.,DSP Cores for Mobile Communications: Where are we going?," Proc. of ICASSP 1997, pp. 279-282.
-
(1997)
Proc. of ICASSP
, pp. 279-282
-
-
Fettweis, G.1
-
2
-
-
0029707596
-
Strategies in a cost effective implementation of the pdc half-rate codec for wireless communications
-
Atlanta, USA
-
G. Fettweis, S. Wang, et al,.,Strategies in a Cost Effective Implementation of the PDC Half-Rate Codec for Wireless Communications," IEEE 46th Veh. Tech. Conf., Atlanta, USA, pp. 203-207,1996.
-
(1996)
IEEE 46th Veh. Tech. Conf
, pp. 203-207
-
-
Fettweis, G.1
Wang, S.2
-
3
-
-
0030396715
-
A low-power DSP engine for wire-less communications
-
I. Verbauwhede et al,.,A low-power DSP engine for wire-less communications," VLSI Signal Processing IX, IEEE, eds. W. Burleson et al, pp. 469-478,1996.
-
(1996)
VLSI Signal Processing IX, IEEE, Eds. W. Burleson et Al
, pp. 469-478
-
-
Verbauwhede, I.1
-
4
-
-
0030400331
-
Ultra-low power domain-specific multimedia processors
-
IEEE, eds. W. Burleson et al
-
A. Abnous, J. Rabaey,.,Ultra-Low Power Domain-Specific Multimedia Processors," VLSI Signal Processing IX, IEEE, eds. W. Burleson et al, pp. 459-468, 1996.
-
(1996)
VLSI Signal Processing IX
, pp. 459-468
-
-
Abnous, A.1
Rabaey, J.2
-
5
-
-
0030682350
-
A structural approach for designing performance enhanced signal pro-cessors: A 1-mips gsm fullrate vocoder case study
-
M. WeiB, U. Walther, and G. Fettweis,.,A Structural Approach for Designing Performance Enhanced Signal Pro-cessors: A 1-MIPS GSM Fullrate Vocoder Case Study," Proc. of ICASSP 1997, pp. 4085-4088.
-
(1997)
Proc. of ICASSP
, pp. 4085-4088
-
-
Weib, M.1
Walther, U.2
Fettweis, G.3
-
6
-
-
0030385756
-
VLSI architectures for mul-tiplication in gf(2m) for application tailored digital sig-nal processors
-
IEEE, eds. W. Burleson et al
-
W. Drescher and G. Fettweis,.,VLSI Architectures for Mul-tiplication in GF(2m) for Application Tailored Digital Sig-nal Processors," VLSI Signal Processing IX, IEEE, eds. W. Burleson et al, 1996.
-
(1996)
VLSI Signal Processing IX
-
-
Drescher, W.1
Fettweis, G.2
-
7
-
-
0030643226
-
VLSI archi-tecture for non-sequential inversion over gf(2m) using the euclidean algorithm
-
W. Drescher, K. Bachmann, and G. Fettweis,.,VLSI Archi-tecture for Non-sequential Inversion over GF(2m) Using the Euclidean Algorithm," Proc. of ICSPAT 97, pp.631-634.
-
Proc. of ICSPAT 97
, pp. 631-634
-
-
Drescher, W.1
Bachmann, K.2
Fettweis, G.3
-
10
-
-
70350490699
-
Cyclic decoding procedure for the bose-chaudhuri-hocquenghem codes
-
Oct
-
R. T. Chien,.,Cyclic Decoding Procedure for the Bose-Chaudhuri- Hocquenghem codes," IEEE Transactions on Information Theory, IT-11, pp. 549-557, Oct. 1965.
-
(1965)
IEEE Transactions on Information Theory
, vol.IT-11
, pp. 549-557
-
-
Chien, R.T.1
|