Logic synthesis of a PLL phase frequency detector

IEE Proceedings: Computers and Digital Techniques

Volumn 144, Issue 6, 1998, Pages 381-385

  Piguet, C ^a   Kaenel, V Von ^a  

^a CSEM   (Switzerland)

Author keywords

Logic synthesis; Pll phase frequency detector; Strong arm microprocessor

Indexed keywords

BOOLEAN FUNCTIONS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; LOGIC DESIGN; LOGIC GATES; MATHEMATICAL MODELS; MICROPROCESSOR CHIPS; PHASE LOCKED LOOPS;

ASYNCHRONOUS DESIGN; PHASE FREQUENCY DETECTOR;

DETECTOR CIRCUITS;

EID: 0031273832     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19971495     Document Type: Article

References (14)

1. HUFFMAN, D.A.: The synthesis of sequential switching circuits', J. Franklin Inst., 1954, 257, (3/4)
2. MENG, T.H.: 'Synchronization design for digital systems' (Kluwer Academic Publishers, 1991)
3. HAUCK, S. Asynchronous design methodologies', Proc. IEEE, 1995, 83, (1), pp. 69-93
4. TRACEY, J.H.: 'Internal state assignment for asynchronous sequential machines', IEEE Trans., 1966, EC-15, pp. 551-560
5. LIU, D., and SVENSSON, C: Trading speed for low power by choice of supply and threshold voltages', IEEE J., 1993, SSC-28, (1), pp. 10-17
6. PIGUET, C. Low-power low-voltace digital CMOS cell design'. PATMOS'94, Barcelona, Spain, 1994, pp7 132-139
7. LIU, T.K.: 'Synthesis algorithms for 2-level MOS networks', IEEE Trans., 1975, C-24, (1), pp. 72-79
8. IBARAKI, T., and MUROGA, S.: 'Synthesis of networks with a minimal number of negative gates', IEEE Trans., 1971, C-20, (1)
9. PIGUET, C. Logic synthesis of race-free asynchronous CMOS circuits', IEEE J., 1991, SSC-26, (3), pp. 271-380
10. VITTOZ, DIJKSTRA, SHIELS, (Eds.) Low power design: a collection of CSEM papers' (Electronic Design Books, A Division of Penton Publishing, 1995)
11. MASGONTY, J-M.: Technology- and power-supply-independent cell library'. IEEE CICC91, San Diego, CA, USA, 1991, pp. 1991, Conf. 25.5
12. PIGUET, C. Low-power - low-voltage standard cell libraries'. Low voltage - low power workshop at ESSCIRC95, Lille, France, 1995
13. YOUNG, I.A.: 'A PLL clock generator with 5 to 100 MHz of lock ranee for microprocessor', IEEE J., 1992, SSC-27, (11)
14. VON KÄENEL, V. A 320 MHz, 1.5mW @ 1.35V CMOS PLL for microprocessor clock generation'. ISSCC'96, San Francisco, 1996, Paper 8.2