Synthesis Algorithms for 2-level MOS Networks

IEEE Transactions on Computers

Volumn C-24, Issue 1, 1975, Pages 72-79

  Liu, Tso Kai ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

Boolean expression; MOS complex cell; negative function; optimal 2 level network; true vector

Indexed keywords

INTEGRATED CIRCUITS; SEMICONDUCTOR DEVICES, MIS;

LOGIC DESIGN;

EID: 0016433897     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/T-C.1975.224084     Document Type: Article

References (11)

1. S. B. Akers, Jr. “On maximum inversions with minimum inverters,” IEEE Trans. Comput., vol. C-17, pp. 134–135, Feb. 1968.
2. E. N. Gilbert “Lattice theoretic properties of frontal switching functions,” J. Math. Phys., vol. 33, pp. 47–67, Apr. 1954.
3. T. Ibaraki and S. Muroga “Synthesis of networks with a minimum number of negative gates,” IEEE Trans. Comput., vol. C-20, pp. 49–58, Jan. 1971.
4. T. Ibaraki, “Gate interconnection minimization of switching networks using negative gates,” IEEE Trans. Comput. (Short Notes), vol. C-20, pp. 698–706, June 1971.
5. T. K. Liu, “Synthesis of logic networks with MOS complex cells,” Ph.D. dissertation, Dep. Comput. Sci., Univ. Illinois, Urbana, Rep. UIUCDCS-R-72,517, May 1972.
6. T. K. Liu, T. Nakagana, and S. Muroga, “Synthesis networks of MOS cells by integer programming,” Internal Memo, Dep. Comput. Sci., Univ. Illinois, Urbana, 1970.
7. A. A. Markov “On inversion complexity of a system of functions,” J. Ass. Comput. Mach., vol. 5, pp. 331–334, Oct. 1958.
8. D. E. Muller, “Minimization the number of NOT elements in combinational circuits,” Memo, Bell Telephone Laboratories, 1958.
9. K. Nakamura, N. Tokura, and T. Kasami “Minimal negative gate networks,” IEEE Trans. Comput., vol. C-21, pp. 5–11, Jan. 1972.
10. T. Shinozaki, “Computer program for designing optimal networks with MOS gates,” Dep. Comput. Sci., Univ. Illinois, Urbana, Rep. UIUDCS-R-72-502, Apr. 1972.
11. R. F. Spencer, Jr. “Complex gates in digital systems design,” IEEE Comput. Group News, vol. 2, pp. 47–56, Sept. 1969.