메뉴 건너뛰기




Volumn C-20, Issue 1, 1971, Pages 49-58

Synthesis of Networks with a Minimum Number of Negative Gates

Author keywords

Conjoint; logical design; minimal cover; MOS; negative gates; network with minimum number of gates; supplementary columns; truth table

Indexed keywords

COMPUTERS, DIGITAL; INTEGRATED CIRCUITS; ITCOB; LOGIC CIRCUITS; LOGIC DESIGN;

EID: 0014980091     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/T-C.1971.223081     Document Type: Article
Times cited : (34)

References (9)
  • 1
    • 84906546272 scopus 로고
    • A truth table method for the synthesis of combinational logic
    • S.B. Akers, “A truth table method for the synthesis of combinational logic,” IRE Trans. Electronic Computers, vol. EC-10, pp. 604–615, December 1961.
    • (1961) IRE Trans. Electronic Computers , vol.EC-10 , pp. 604-615
    • Akers, S.B.1
  • 2
    • 84974547497 scopus 로고
    • Synthesis of combinational logic using three-input majority gates
    • October
    • “Synthesis of combinational logic using three-input majority gates,” Proc. 3rd Ann. Symp. on Switching Circuit Theory and Logical Design, pp. 150–157, October 1962.
    • (1962) Proc. 3rd Ann. Symp. on Switching Circuit Theory and Logical Design , pp. 150-157
  • 3
    • 0003351476 scopus 로고
    • Lattice theoretic properties of frontal switching functions
    • E.N. Gilbert, “Lattice theoretic properties of frontal switching functions,” J. Math. Phys., vol. 33, pp. 57–67, April 1954.
    • (1954) J. Math. Phys , vol.33 , pp. 57-67
    • Gilbert, E.N.1
  • 4
    • 84941437727 scopus 로고
    • Minimization of switching networks using negative functions
    • University of Illinois, Urbana, Ill., Rept. 309
    • T. Ibaraki and S. Muroga, “Minimization of switching networks using negative functions,” Department of Computer Science, University of Illinois, Urbana, Ill., Rept. 309, February 1969.
    • (1969) Department of Computer Science
    • Ibaraki, T.1    Muroga, S.2
  • 5
    • 84947662417 scopus 로고    scopus 로고
    • Minimization of switching networks of negative gates (2)
    • (in Japanese), Automaton Group, Inst. Elec. Commun. Japan, Paper A69–67
    • T. Ibaraki, “Minimization of switching networks of negative gates (2)“(in Japanese), Automaton Group, Inst. Elec. Commun. Japan, Paper A69–67, January 1970.
    • Ibaraki, T.1
  • 6
    • 84947658216 scopus 로고
    • Threshold Logic, Lecture note, Department of Computer
    • University of Illinois, Urbana, Ill. New York: Wiley to be published
    • S. Muroga, Threshold Logic, Lecture note, Department of Computer Science, University of Illinois, Urbana, Ill., 1967–1968; also New York: Wiley, to be published in 1971.
    • (1971) Science , pp. 1967-1968
    • Muroga, S.1
  • 8
    • 84913208240 scopus 로고
    • MOS complex gates in digital systems design
    • R.F. Spencer, “MOS complex gates in digital systems design,” IEEE Computer Group News, vol. 2, pp. 47–56, September 1969.
    • (1969) IEEE Computer Group News , vol.2 , pp. 47-56
    • Spencer, R.F.1
  • 9
    • 84947660985 scopus 로고
    • Slow, but small, may win the race
    • E. Thomas and J.D. Callan, “Slow, but small, may win the race,” Electronics, vol. 40, pp. 179–182, February 20, 1967.
    • (1967) Electronics , vol.40 , pp. 179-182
    • Thomas, E.1    Callan, J.D.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.