메뉴 건너뛰기




Volumn 6, Issue 1-6, 1991, Pages 5-35

Retiming synchronous circuitry

Author keywords

Digital circuitry; Graph theory; Linear programming; Network flow; Optimization; Pipelining; Propagation delay; Retiming; Synchronous circuitry; Systolic circuits; Timing analysis

Indexed keywords

COMPUTER SYSTEMS, DIGITAL - PIPELINE PROCESSING; INTEGRATED CIRCUITS, VLSI - DESIGN; LOGIC DESIGN; MATHEMATICAL PROGRAMMING, LINEAR; MATHEMATICAL TECHNIQUES - GRAPH THEORY;

EID: 33746763910     PISSN: 01784617     EISSN: 14320541     Source Type: Journal    
DOI: 10.1007/BF01759032     Document Type: Article
Times cited : (228)

References (21)
  • 2
    • 84936701031 scopus 로고    scopus 로고
    • M. L. Fredman and R. E. Tarjan, Fibonacci heaps and their uses in improved network optimization algorithms, Proceedings of the 25th Annual Symposium on Foundations of Computer Science, IEEE Computer Society, October 1984, pp. 338–346.
  • 5
    • 84936701029 scopus 로고    scopus 로고
    • A. V. Goldberg, Efficient Parallel Algorithms for Sequential and Parallel Computers, Ph.D. dissertion, Department of Electrical Engineering and Computer Science, MIT, February 1987.
  • 6
    • 84936701030 scopus 로고    scopus 로고
    • A. V. Goldberg and R. E. Tarjan, Finding Minimum-Cost Circulations by Successive Approximation, Technical Memorandum MIT/LCS/TM-33, MIT Laboratory for Computer Science, July 1987.
  • 9
    • 84936701027 scopus 로고    scopus 로고
    • H. T. Kung and C. E. Leiserson, Systolic arrays (for VLSI), Sparse Matrix Proceedings 1978, I. S. Duff and G. W. Stewart, ed., Society for Industrial and Applied Mathematics, 1979, pp. 256–282. (An earlier version appears in Chapter 8 of [16] under the title, “Algorithms for VLSI processor arrays.”)
  • 11
    • 0003831797 scopus 로고
    • Area-Efficient VLSI Computation
    • Department of Computer Science, Carnegie-Mellon University, October 1981. Published in book form by the MIT Press, Cambridge, Massachcusetts
    • (1983) Ph.D. dissertation
    • Leiserson, C.E.1
  • 17
    • 84936701028 scopus 로고    scopus 로고
    • P. Ng, W. Glauert, and R. Kirk, A timing verification system based on extracted MOS/VLSI circuit parameters, 18th Design Automation Conference Proceedings, IEEE, 1981, pp. 288–292.
  • 18
    • 84936700938 scopus 로고    scopus 로고
    • J. B. Orlin, A faster strongly polynomial minimum cost flow algorithm, Proceedings of the 20th Annual ACM Symposium on Theory of Computing, ACM, May 1988, pp. 377–387.
  • 19
    • 84936700935 scopus 로고    scopus 로고
    • F. M. Rose, Models for VLSI Circuits, Masters thesis, Department of Electrical Engineering and Computer Science, MIT, March 1982. Also available as MIT VLSI Memo No. 82–114.
  • 20
    • 84936700937 scopus 로고    scopus 로고
    • J. B. Saxe, Decomposable Searching Problems and Circuit Optimization by Retiming: Two Studies in General Transformations of Computational Structures, Ph.D. dissertation, Department of Computer Science, Carnegie-Mellon University, August 1985.
  • 21
    • 84936700942 scopus 로고    scopus 로고
    • Texas Instruments Incorporated, The TTL Data Book for Design Engineers, Dallas, Texas, 1976.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.