Design and fabrication of an adder circuit in the extended phase-mode logic

IEEE Transactions on Applied Superconductivity

Volumn 7, Issue 2 PART 3, 1997, Pages 3172-3175

  Onomi, T ^a   Yamashita, T ^a   Mizugaki, Y ^a   Nakajima, K ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CRITICAL CURRENT DENSITY (SUPERCONDUCTIVITY); INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUIT TESTING; JOSEPHSON JUNCTION DEVICES; LOGIC CIRCUITS; NIOBIUM COMPOUNDS; PULSE GENERATORS;

INHIBIT GATE; PHASE MODE LOGIC; SINGLE FLUX QUANTUM (SFQ);

ADDERS;

EID: 0031163404     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/77.622004     Document Type: Article

References (12)

1. K.K. Likharev and V.K. Semenov RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertzclock-frequency digital systems IEEE Trans. Appl. Superconduct. vol. 1 pp. 3-28 March 1991.
2. K. Nakajima H. Mizusawa H. Sugahara and Y. Sawada Phase-mode Josephson computer system IEEE Trans. Appl. Superconduct. vol. 1 pp. 29-36 March 1991.
3. M. Hosoya W. Hioe J. Casas R. Kamikawai Y. Harada Y. Wada H. Nakane R. Suda and E. Goto Quantum flux parametron: A single quantum flux device for Josephson supercomputer IEEE Trans. Appl. Superconduct. vol- 1 pp. 77-89 June 1991.
4. T. Onomi Y. Mizugaki K. Nakajima and T. Yamashita Extended phase-mode logic-circuits with resistive ground contact IEEE Trans. Appl. Superconduct. vol. 5 pp. 3464-3471 Sept. 1995.
5. C.A. Hamilton and K.C. Gilbert Margins and Yield in single flux quantum logic IEEE Trans. Appl. Superconduct. vol. lpp. 157-163 Dec. 1991.
6. O.A. Mukhanov Design and test of RSFQ full adders Extended Abst. 4th Int. Superconductivity Electronics Conj. pp. 19-20 Aug. 1993.
7. S.V. Polonsky V.K. Semenov and A.F. Kirichenko Single flux quantum B flip-flop and its possible applications IEEE Trans. Appl. Superconduct. vol. 4 pp. 9-18 March 1994.
8. S.S. Martinet D.K. Brock M.J. Feldman and M.F. Bocko Adder-accumulator cells in RSFQ logic IEEE Trans. Appl. Superconduct. vol. 5 pp. 3006-3009 June 1995.
9. T. Onomi Y. Mizugaki T. Yamashita and K. Nakajima Binary counter with new interface circuits in the extended phasemode logic family IEICE Trans. Electron. vol. E79-C pp. 1200-1205 Sept. 1996.
10. E.S. Fang and T. Van Duzer A Josephson integrated circuit simulator (JSIM) for superconductive electronics application Extended Abst. Int. Superconductivity Electronics Con}. pp. 407-410 June 1989.
11. I. Kurosawa H. Nakagawa M. Aoya. gi and S. Takada Fabrication and test of 16-Kbit variable threshold Josephson RAM chip Extended Abst. 4th Int. Superconductivity Electronics Conj. pp. 11-12 Aug. 1993.
12. P.I. Bunyk A. Oliva V.K. Semenov M. Bhushan K.K. Likharev J.E. Lukens M.B. Ketchen and W.H. Mallison High-speed single-flux-quaitum circuit using planarized niobium-trilayer Josephson junction technology Appl. Pkys. Lett. vol. 66 pp. 646-648 Jan. 1995.