Single Flux, Quantum B Flip-Flop and Its Possible Applications

IEEE Transactions on Applied Superconductivity

Volumn 4, Issue 1, 1994, Pages 9-18

  Polonsky, Stanislav V ^a   Semenov, Vasili K ^a   Kirichenko, Alexander F ^b  

^a STONY BROOK UNIVERSITY   (United States)

^b MOSCOW STATE UNIVERSITY   (Russian Federation)

Author keywords

[No Author keywords available]

Indexed keywords

FLIP-FLOP TEMPLATE; POWER SUPPLY VOLTAGE; PSCAN SOFTWARE PACKAGE; RAPID SINGLE FLUX QUANTUM DIGITAL CELL; SINGLE FLUX QUANTUM PULSES; VOLTAGE PULSES;

ADDERS; COMPUTER SIMULATION; DIGITAL STORAGE; ELECTRON DEVICE TESTING; EQUIVALENT CIRCUITS; JOSEPHSON JUNCTION DEVICES; LOGIC CIRCUITS; LOGIC GATES; MATHEMATICAL MODELS; STATE ASSIGNMENT; SWITCHING;

FLIP FLOP CIRCUITS;

EID: 0028397338     PISSN: 10518223     EISSN: 15582515     Source Type: Journal    
DOI: 10.1109/77.273059     Document Type: Article

References (16)

1. K. K. Likharev, O. A. Mukhanov, and V. K. Semenov, “RSFQ logic for the Josephson junction technology,” SQUID ’85, Berlin: W. de Gruyter, pp. 1103–1108, 1985.
2. K. K. Likharev and V. K. Semenov, “RSFQ logic/memory family: A new Josephson junction technology for sub-terahertz-clock frequency digital systems,” IEEE Trans. Appl. Supercond., vol. 1, pp. 3–28, Mar. 1991.
3. S. P. Benz, C. J. Burroughs, and C. A. Hamilton, “Experimental results on single flux quantum logic,” IEEE Trans. Appl. Supercond., vol. 3, pp. 2582–2585, Mar. 1993.
4. Y. K. Kwong and V. Nandakumar, “Experimental evaluation of some rapid single flux quantum cells,” IEEE Trans. Appl. Supercond., vol. 3, pp. 2666–2670, Mar. 1993.
5. S. S. Martinet and M. F. Bocko, “Simulation and optimization of binary full-adder cells in rapid single flux quantum logic,” IEEE Trans. Appl. Supercond., vol. 3, pp. 2720–2723, Mar. 1993.
6. O. M. Mukhanov, “Rapid single flux quantum (RSFQ) shift register family,” IEEE Trans, on Appl. Supercond., vol. 3, pp. 2578–2581, Mar. 1993.
7. J. H. Kang and J. X. Przybysz, “Performance issues in single flux quantum shift registers,” IEEE Trans. Appl. Supercond., vol. 3, pp. 2752–2755, Mar. 1993.
8. D. L. Miller, J. X. Przybysz, and J. H. Kang, “Margins and yield of SFQ circuits in HTS materials,” IEEE Trans. Appl. Supercond., vol. 3, pp. 2728–2731, Mar. 1993.
9. S. V. Polonsky, V. K. Semenov, P. I. Bunyk, A. F. Kirichenko, A. Yu. Kidiyarova-Shevchenko, O. A. Mukhanov, P. N. Shevchenko, D. F. Schneider, D. Yu. Zinoviev, and K. K. Likharev, New RSFQ circuits, IEEE Trans. Appl. Supercond., vol. 3, pp. 2566–2577, Mar. 1993.
10. S. V. Polonsky, V. K. Semenov, and P. N. Shevchenko, “PSCAN: Personal superconductor circuit analyzer,” Supercond. Sci. Technol., vol. 4, pp. 667–670, Nov. 1991.
11. F. C. Hennie, Finite-state models for logical machine, New York: Wiley, 1968.
12. C. A. Hamilton and K. C. Gilbert, “Margins and yield in single flux quantum logic,” IEEE Trans. Appl. Supercon., vol. 1, pp. 157–163, Dec. 1991.
13. S. W. Director, W. Maly, and A. J. Strojwas, VLSI design for manufacturing: Yield enhancement, Boston: Kluwer Academic Pub-lishers, 1990.
14. HYPRES Niobium Process Flow and Design Rules,” available from Hypres, Inc., 175 Clearbrook Road, Elmsford, NY 10523, Attn: Edward Hill.
15. K. Nakajima, H. Mizusawa, H. Sugahara, and Y. Sawada, “Phase mode Josephson computer system,” IEEE Trans. Appl. Supercond., vol. 1, pp. 29–36, Mar. 1991.
16. G. S. Lee and D. A. Petersen, “Superconductive A/D converters,” Proc. IEEE, vol. 77, pp. 1264–1273, Aug. 1989.