Margins and Yield in Single Flux Quantum Logic

IEEE Transactions on Applied Superconductivity

Volumn 1, Issue 4, 1991, Pages 157-163

  Hamilton, Clark A ^a   Gilbert, Kevin C ^a  

^a NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

LOGIC CIRCUITS; MATHEMATICAL STATISTICS--MONTE CARLO METHODS;

SINGLE FLUX QUANTUM LOGIC;

LOGIC DEVICES;

EID: 0026381436     PISSN: 10518223     EISSN: 15582515     Source Type: Journal    
DOI: 10.1109/77.107400     Document Type: Article

References (14)

1. M. Hosoya, W. Hioe, J. Casas, R. Kamikawai, Y. Harada, Y. Wada, H. Nakane, R. Suda, and E. Goto, “Quantum flux parametron: A single quantum flux device for Josephson supercomputer,” IEEE Trans. Appl. Super conduct., vol. 1, pp. 77–89, June 1991.
2. K. Nakajima, H. Mizusawa, H. Sugahara, and Y. Sawada, “Phase mode Josephson computer system,” IEEE Trans Appl. Superconduct., vol. 1, pp. 29–36, Mar. 1991.
3. H. Tamura, Y. Okabe, and T. Sugano, “Josephson single-flux-quantum logic circuits using niobium weak links,” Appl. Phys. Lett., vol. 39, pp. 761–763, Nov. 1981.
4. K. K. Likharev, O. A. Mukhanov, and V. K. Semenov, “Resistive single flux quantum logic for Josephson-junction digital technology, in SQUID’85 Superconducting Quantum Interference Devices and Their Applications, H. D. Hahlbohm and H. Luebbig, eds. Berlin, Germany: Walter de Gruyter, 1985
5. K. K. Likharev, O. A. Mukhanov, and V. K. Semenov, “Ultimate performance of RSFQ logic circuits,” IEEE Trans. Magn., vol. MAG-23, pp. 759–762, Mar. 1987.
6. K. K. Likharev and V. K. Semenov, “RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems,” IEEE Trans. Appl. Superconduct., vol. 1, pp. 3–28, Mar. 1991.
7. T. A. Fulton, R. C. Dynes, and P. W. Anderson, “The flux shuttle—A Josephson junction shift register employing single flux quanta,” Proc. IEEE, vol. 61, pp. 28–32, Jan. 1973.
8. C. A. Hamilton and F. L. Lloyd, “100 GHz binary counter based on DC SQUID’S” IEEE Elect. Dev. Lett., vol. EDL-3, pp. 335–338, Nov. 1982.
9. D. L. Miller, J. X. Przybysz, J. Kang, C. A. Hamilton, and D. M. Burnell, “Josephson counting analog-to-digital converter,” IEEE Trans. Magn., vol. 27, pp. 2761- 2764, Mar. 1991.
10. Feng Kuo, “Superconducting A/D converters based on Josephson binary counters,” IEEE Trans. Magn., vol. 27, pp. 2883–2886, Mar. 1991.
11. W. H. Press, B. P. Flannery, S. A. Teukolsky, and W. T. Vetterling, Numerical Recipes. Cambridge, UK: Cambridge University, 1986, ch. 10.
12. S. Kotani, N. Fujimaki, T. Imamura, and S. Hasuo, “A subnanosecond Josephson 16-bit ALU,” IEEE J. Solid State Circuits, vol. 23, pp. 591–596, Apr. 1988.
13. S. F. Polonski, V. K. Semenov and P. N. Shevchenko, “PSCAN: Personal superconductor circuit analyzer,” in Extended Abstracts of the Third Int. Superconductive Electronics Conf., Glasgow, June 1991, pp. 160–163.
14. E. S. Fang and T. Van Duzer, “A Josephson integrated circuit simulator (JSIM) for superconductive electronics application,” in Extended Abstracts of ISEC,89, Tokyo, 1989, pp. 407–410.