Some circuit design techniques for low-voltage analog functional elements using squaring circuits

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 43, Issue 7, 1996, Pages 559-576

  Kimura, Katsuji ^a  

^a Fundamental Technologies Development Department   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

BIPOLAR TRANSISTORS; LINEAR INTEGRATED CIRCUITS; LOGARITHMIC AMPLIFIERS; LSI CIRCUITS; MONOLITHIC INTEGRATED CIRCUITS; MOSFET DEVICES; MULTIPLYING CIRCUITS; OPERATIONAL AMPLIFIERS;

ANALOG INTEGRATED CIRCUITS; BIAS OFFSET TECHNIQUE; CIRCUIT DESIGN TECHNIQUES; DC TRANSFER CHARACTERISTICS; MULTITAIL TECHNIQUE; SQUARING CIRCUITS; TRANSISTOR SIZE UNBALANCE TECHNIQUE;

INTEGRATED CIRCUIT LAYOUT;

EID: 0030193347     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.508175     Document Type: Article

References (33)

1. [I] P. R. Gray and R. O. Meyer, Analysis and Design of Analog Integrate Circuits, 3rd ed. New York: Wiley, 1993.
2. R, L. Geiger, P. E. Allen, and N. R. Strader, VLSI Design Technique for Analog and Digital Circuits. New York: McGraw-Hill, 1992.
3. K. Kimura, "A unified analysis of four-quadrant analog multiplier consisting of emitter and source-coupled transistors operable on lo supply voltage," IEICE Trans. Electron., vol. E76-C, no. 5, pp. 714-737 May 1993
4. __, "A dynamic bias current technique for a bipolar exponentiallaw element and a CMOS square-law element usable with low suppl voltage," 1CE Trans. Fundament., vol. E77-A, no. 11, pp. 1922-1928 Nov. 1994. \5 "Some circuit design techniques for bipolar and MOS pseu dologarithmic rectifiers operable on low supply voltage," IEEE Trans Circuits Syst.-l, vol. 39. pp. Ill-Ill, Sept. 1992.
5. D. Bingham, "Novel multi-purpose LIC's introduce new concepts int circuit design," IEEE Trans. Broadcast and Television Receivers, BTR 13, no. 2, pp. 108-115, July 1967.
6. P. E. K. Moon, "Signal strength detector," US Patent 4 620 114, Oct 28, 1986.
7. T. Okada and T. Tsucbiya, ''Transistorized circuit," Japanese Paten 1031491: Japanese Patent Examined Publ. 55-019444B, May 26, 1980.
8. J. Maeda, K. Hasegawa, and Y. Miyahara, "Automatic gain contro detection circuit," US Patent 4 724 337, Feb. 9, 1988.
9. K. Bult, "Analog CMOS square-law circuits," Ph.D. dissertation, Univ of Twente, The Netherlands, 1988
10. P. Antognetti and G. Massobrio. Semiconductor Device Modeling wit SflCE, 2nd ed. New York: McGraw-Hill, 1993.
11. L. J. Sevin, Jr., Field-Effect Transistors. New York: McGraw-Hill 1965.
12. H. Tanimoto, M. Koyama. and Y. Yoshida. "Realization of a 1-V activ filter using a linearization technique employing plurality of emittercoupled pairs," IEEE J. Solid-State Circuits, vol. 26, pp. 937-945, Jul 1991.
13. K. Kimura, "A unified analysis of linear bipolar and MOS transcon ductance elements using adaptively biased emitter- and source-couple pairs." IF/CE Trans. Fundament., vol. E78-A, no. 4, pp. 485-487, Mar 1995.
14. B. E. Andersen, "The 'Multitanh' technique for linearizing the transcon ductance of emitter coupled pairs," Ph.D. dissertation. Wash. State Univ. 1978.
15. A. Ogawa and H. Kusakabe, "Frequency doubling circuit," Japanes Patent 1360758: Japanese Patent Examined Publ. 61-025242B, July 14 1986.
16. K. Kimura and H. Asazawa. "Frequency mixer with a frequenc doubler for integrated circuits," IEEE J. Solid-Slate Circuits, vol. 29 pp. 1133-1137, Sept. 1994.
17. M. Koyama, H. Tanimoto, and S. Mizoguchi, "Design consideration for high frequency active, bandpass fillers," IEICE Trans. Fundament. vol. E-76A, no. 2, pp. 164-173, Feb. 1993.
18. J. O. Voorman, "Transconductance amplifier," US Patent 4 723 110 Feb. 2, 1988.
19. Z. Wang, "Novel linearization technique for implementing large-signal MOS tunable transconductance," IEE Electron. Lett., vol. 18, no. 26, Jan. 2, 1990
20. [211 K. Kimura, "An MOS operational transconductance amplifier and an MOS four quadrant analog multipliers using the quadritail cell," 1EICE Trans. Fundamen!., vol. E75-A, no. 12, pp. 1774-1776, Dec. 1992
21. [22[ A. Nedungadi and T. R. Viswanathan, "Design of linear CMOS transconductance elements," IEEE Trans. Circuits Syst., vol. CAS-31, pp. 891-894, Sept. 1984
22. A. Nedungadi, "Design of linear transconductance elements in CMOS technology,'' Ph.D. dissertation, Texas A&M Univ., 1987
23. S. T. Dupuie and M. Ismail. "High frequency CMOS transconductors," in Analogue 1C Design: The Current-Mode Approach, C. Toumazou, F. J. Lidgey, and D. G. Haigh, F.ds. London: Peter Peregrimis Ltd., 1990, pp. 205-209
24. H. Song and C. Kirn, "An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers," IEEE .1. Solid-Stale Circuits, vol. 25, no. 3, pp. 841-848, June 1990
25. K. Kimura, "Analysis of 'An MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers,'" IEEE Trans. Circuits Sysi.-I, vol. 41, pp. 72-75, Jan. 1994
26. [271 -, "A bipolar four-quadrant analog quarter-square multiplier consisting of unbalanced emitter-coupled pairs and expansions of its input range," IEEE J. Solid-Stale Circuits, vul. 29, pp. 46-55. Jan. 1994
27. R. S. Hughes, Logarithmic Video Amplifiers. Dedham, MA: Artech House, 1971
28. [29| B. Gilbert, "Logarithmic amplifier." US Patent 4 990 803, Feb. 5, 1991
29. K. Kimura, "A CMOS logarithmic IF amplifier with unbalanced sourcecoupled pairs," IEEE J. Solid-Slate Circuits, vol. 28, pp. 78-83, Jan. 1993
30. [31 ] K. Kjmura el a.]., "Intermediate frequency amplifier with signal strength detection circuit," US Patent 4 680 553, July 14, 1987
31. NEC User's Manual, CHS Family Analog Master. Ver. 1. 0, July 1992, p. 57
32. J.(PA572T, piPA503T, NEC Semiconductor Databook
33. PCSOOIGR. NEC Semiconductor Databook.