|
|
|
Volumn E77-A, Issue 11, 1994, Pages 1922-1928
|
|
Dynamic bias current technique for a bipolar exponential-law element and a CMOS square-law element usable with low supply voltage
a
a
NEC CORPORATION
(Japan)
|
|
Author keywords
[No Author keywords available]
|
|
Indexed keywords
BIPOLAR TRANSISTORS;
CMOS INTEGRATED CIRCUITS;
ELECTRIC CURRENTS;
EMITTER COUPLED LOGIC CIRCUITS;
GATES (TRANSISTOR);
MATHEMATICAL MODELS;
MOSFET DEVICES;
OPERATIONAL AMPLIFIERS;
SIGNAL PROCESSING;
TRANSCONDUCTANCE;
ANALOG SIGNAL PROCESSING;
BIPOLAR JUNCTION TRANSISTOR;
DYNAMIC BIAS CURRENT;
EXPONENTIAL LAW;
HYPERBOLIC FUNCTION;
LOW VOLTAGE SUPPLY;
OPERATIONAL TRANSCONDUCTANCE AMPLIFIER;
SQUARE LAW;
SQUARING CIRCUIT;
SYMMETRICAL SQUARE ELEMENTS;
INTEGRATED CIRCUIT LAYOUT;
|
|
EID: 0028546616
PISSN: 09168508
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
|
Times cited : (17)
|
|
References (7)
|
