Static timing analysis taking crosstalk into account

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2000, Pages 451-455

  Ringe, Matthias ^a   Lindenkreuz, Thomas ^b   Barke, Erich ^c  

^a IBM   (Germany)

^b ROBERT BOSCH GMBH   (Germany)

^c LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE COUPLING; COUPLING CAPACITANCE; DEEP-SUBMICRON CIRCUITS; GATE DELAYS; LONGEST PATH; SPICE SIMULATIONS; STATIC TIMING ANALYSIS; SYNCHRONOUS CIRCUITS;

CAPACITANCE; EXHIBITIONS;

CROSSTALK;

EID: 0012078431     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2000.840310     Document Type: Conference Paper

References (11)

1. T. Stoehr, M. Alt, A. Hetzel, J. Koehl, "Analysis, Reduction and Avoidance of Crosstalk on VLSI Chips", Proc. of the ISPD-98, 1998
2. A. Rubio, N Itazaki, X. Xu, K. Kinoshita, "An Approach to the Analysis and Detection of Crosstalk Faults in Digital VLSI Circuits", IEEE T. o. CAD, Vol. 13, No. 3, pp. 387-395, 1994
3. F. Dartu, L. T. Pileggi, "Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling", Proc. of the 34th ACM/IEEE DAC, pp. 46-51, 1997
4. K. Eshraghian, N. H. Weste, "Principles of CMOS VLSI design", Addison-Wesley Publishing, 1993
5. J. Koehl, U. Baur, T. Ludwig, B. Kick, T. Pflueger, "A Flat, Timing-Driven System for a High-Performance CMOS Processor Chipset", Proc. of the DATE 98, pp. 312-320, 1998
6. F. Dartu, L. T. Pileggi, " TETA: Transistor-Level Engine for Timing Analysis", Proc. of the 35th ACM/IEEE DAC, pp. 595-598, 1998
7. N.P. Jouppi, "Timing Analysis and Performance Improvement of MOS VLSI Designs", IEEE T. o. CAD, Vol. 6, No. 4, pp. 650-665, 1987
8. T.G. Szymanski, "LEADOUT: A Static Timing Analyzer for MOS Circuits", ICCAD-86 Digest of Technical Papers, pp. 130-133, 1986
9. D. E. Wallace, C. H. Séquin, "ATV: An Abstract Timing Verifier", Proc. of the 25th ACM/IEEE DAC, pp. 154-159, 1988
10. J.K. Ousterhout, "A Switch-Level Timing Verifier for Digital MOS VLSI" IEEE T. o. CAD, Vol. 4, No. 3, pp. 336-349, 1985
11. J. Benkoski, E. Meersch, L. Claesen, H. de Man, "Efficient algorithms for solving the false path problem in timing verification", ICCAD-87 Digest of Technical Papers, pp. 44-47, 1987