Design and implementation of reconfigurable processor for problems of combinatorial computations

Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001

Volumn , Issue , 2001, Pages 112-119

  Skliarova, I ^a   Ferrari, A B ^a  

^a UNIVERSITY OF AVEIRO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

COMBINATORIAL OPTIMIZATION; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENERAL PURPOSE COMPUTERS; INTEGRATED CIRCUIT DESIGN; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE; SYSTEMS ANALYSIS;

CO-PROCESSORS; COVERING PROBLEMS; DESIGN AND IMPLEMENTATIONS; PAPER ANALYSIS; RECONFIGURABLE; RECONFIGURABLE COPROCESSORS; RECONFIGURABLE PROCESSORS; SATISFIABILITY;

PROBLEM SOLVING;

EID: 0009975792     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2001.952250     Document Type: Conference Paper

References (28)

1. S.Hauck, "The Roles of FPGAs in Reprogrammable Systems", Proceedings of the IEEE, vol. 86, No. 4, April 1998, pp.615-638.
2. J.Vuillemin, et al., "Programmable active memories: Reconfigurable systems come of age", IEEE transactions on VLSI Systems, vol.4, No. 1, March 1996, pp. 56-69.
3. D.A.Bell et al., "Splash 2 - FPGAs in a Custom Computing Machine", IEEE Computer Society Press, 1996.
4. P.M.Athanas, H.F.Silverman, "Processor Reconfiguration through Instruction-Set Metamorphosis", Computer, vol. 26, no. 3, March 1993, pp. 11-17.
5. J.O.Haenni et al., "RENCO: A Reconfigurable Network Computer", Proc. 1998 ACM/SIGDA sixth international symposium on FPGA, February 22 - 25, 1998, Monterey, California, p.261.
6. C.Iseli, E.Sanchez, "Spyder: a Reconfigurable VLIW Processor Using FPGAs", Proc. Of the IEEE Workshop on FPGAs for Custom Computing Machines, April 1993, pp.17-24.
7. th IEEE Symp. Comput. Arithmetic, Canada, 1993, pp. 252-259.
8. P.Graham, B.Nelson, "A Hardware Genetic Algorithm for the Traveling Salesman Problem on Splash 2", Proc. 5th International Workshop on Field Programmable Logic and Applications, August 1995, Oxford, England, pp. 352-361.
9. C.Dick, F.Harris, "Virtual signal processors", Microprocessors and Microsystems, 22, 1998, pp. 135-148.
10. P.Kolinummi, et al., "PARNEU: general-purpose partial tree computer", Microprocessors and Microsystems, 24, 2000, pp.23-42.
11. S.D.Haynes, et al., "Video Image Processing with the Sonic Architecture", IEEE Computer, April 2000, pp.50-57.
12. th International Workshop on Field Programmable Logic and Applications - FPL'98, Tallin, Estonia, Springer-Verlag, 1998, pp.69-78.
13. P.Zhong et al., "Accelerating Boolean Satisfiability with Configurable Hardware", Proc. IEEE Symposium on FPGAs for Custom Computing Machines - FCCM98, April 1998, pp. 186-195.
14. M.Abramovici, J.T.de Sousa, "A SAT Solver Using Reconfigurable Hardware and Virtual Logic", Journal of Automated Reasoning, February 2000.
15. A.D.Zakrevski, "Logical Synthesis of Cascade Networks", Moscow: Nauka, 1981, (in Russian).
16. G.Micheli, "Synthesis and Optimization of Digital Circuits", McGraw-Hill, Inc., 1994.
17. D.L.Kreher, D.R.Stinson, "Combinatorial Algorithms: Generation, Enumeration, and Search", CRC Press, 1999.
18. Z.Michalewicz, D.B.Fogel, "How to Solve It: Modern Heuristics", Springer-Verlag, 2000.
19. I.Skliarova, A.B.Ferrari, "Modelos matemáticos e problemas de optimização combinatória", Electrónica e Telecomunicações, vol.3, No3, January 2001, pp. 202-208 (in Portuguese).
20. D.Abramson et al., "FPGA Based Custom Computing Machines for Irregular Problems", Fourth International Symposium on High-Performance Computer Architecture, (HPCA98), February 1-4, 1998, Las Vegas, Nevada.
21. E.Sanchez, et al, "Static and Dynamic Configurable Systems", IEEE transactions on Computers, vol. 48, No. 6, June 1999, pp.556-564.
22. th Int. Workshop on IEEE Design and Diagnostics of Electronic Circuits and Systems - DDECS 2001, Gyor, Hungary, April 2001, pp. 179-186.
23. I.Skliarova, A.B.Ferrari, "Exploiting FPGA-based Architectures and Design Tools for Problems of Reconfigurable Computations", Proc. SBCCI 2000 XIII Symposium on Integrated Circuits and System Design, Brazil, Sept. 2000, pp. 347-352.
24. I.Skliarova, A.B.Ferrari, "Development tools for problems of combinatorial optimization", Proc. 4th Portuguese Conference on Automatic Control (CONTROLO'2000), Portugal, Oct. 2000, pp. 552-557.
25. http://www.alphadata.co.uk
26. Xilinx, "The programmable Logic Data Book", Xilinx, San Jose, 2000.
27. S.Baranov, "Logic Synthesis for Control Automata", Kluwer Academic Publishers, 1994.
28. T.H.Cormat et al., "Introduction to Algorithms", McGraw-Hill, 1997.