Exploiting data transfer locality in memory mapping

Conference Proceedings of the EUROMICRO

Volumn 1, Issue , 1999, Pages 14-21

  Ellervee, Peeter ^a   Miranda, Miguel ^b   Catthoor, Francky ^b,c   Hemani, Ahmed ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

^b IMEC   (Belgium)

^c UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

DISTRIBUTED MEMORY ORGANIZATIONS; KEY ISSUES; MEMORY ACCESS; MEMORY BANDWIDTHS; MEMORY MAPPING; STORAGE SPACES; SYSTEM-LEVEL EXPLORATION;

DIGITAL STORAGE; INFORMATION SCIENCE;

DATA TRANSFER;

EID: 0007700504     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1999.793132     Document Type: Conference Paper

References (19)

1. M. Balakrishnan, A. K. Majumdar, D. K. Banerji, J. G. Linders, J. C. Majithia, "Allocation of multiport memories in data path synthesis" IEEE Trans. on Comp.-aided Design, Vol.CAD-7, No.4, pp.536-540, Apr. 1988.
2. F. Balasa, "Background memory allocation for multidimensional signal processing", Doctoral dissertation, ESAT/EE Dept., K.U.Leuven, Belgium, Nov. 1995.
3. F. Catthoor, W. Geurts, H. De Man, "Loop transformation methodology for fixed-rate video, image and telecom processing applications", Proc. Intnl. Conf. on Applic.-Spec. Array Processors, pp.427-438, Aug. 1994.
4. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, A. Vandecappelle, "Custom Memory Management Methodology-Exploration of Memory Organisation for EmbeddedMultimedia System Design", Kluwer Academic Publishers, 1998.
5. T. Denk, K. Parhi, "Lower bounds on memory requirements for statically scheduled DSP programs", Journal of VLSI Signal Processing, No.12, pp.247-263, 1996.
6. D. Gajski, N. Dutt, A. Wu, "High-level synthesis: introduction to chip and system design", Kluwer Academic Publishers, 1992.
7. G. Goossens, J. Rabaey, J. Vandewalle, H. De Man, "An efficient microcode compiler for application-specific DSP processors", IEEE Trans. on Comp.-aided Design, Vol.9, No.9, pp.925-937, Sep. 1990.
8. F. J. Kurdahi, A. C. Parker, "REAL: a program for register allocation", Proc. 24th ACM/IEEE Design Automation Conf., pp.210-215, June 1987.
9. M. Miranda, F. Catthoor, M. Janssen, H. De Man, "High-Level Address Optimization and Synthesis Techniques for Data-Transfer Intensive Applications", IEEE Trans. on VLSI Systems, no.4, vol.6, pp.677-686., Dec. 1998.
10. L. Ramachandran, D. Gajski, V. Chaiyakul, "An algorithm for array variable clustering", Proc. 5th ACM/IEEE Europ. Design and Test Conf., pp.262-266, Feb. 1994.
11. H. Schmit, D. Thomas, "Synthesis of Application-Specific Memory Designs", IEEE Trans. on VLSI Systems, Vol.5, No.1, pp.101-111, Mar. 1997.
12. M. Schonfeld, M. Schwiegershausen, P. Pirsch, "Synthesis of intermediate memories for the data supply to processor arrays," in Algorithms and Parallel Architectures II, P. Quinton, Y. Robert (eds.), Elsevier, 1992, pp.365-370.
13. J. L. da Silva Jr., C. Ykman-Couvreur, M. Miranda, K. Croes, S. Wuytack, G. de Jong, F. Catthoor, D. Verkest, P. Six, H. De Man, "Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer", Proc. 35th ACM/IEEE Design Automation Conf., pp.76-81, June 1998.
14. P. Slock, S. Wuytack, F. Catthoor, G. de Jong, "Fast and extensive system-level memory exploration for ATM applications", Proc. 10th ACM/IEEE Intnl. Symp. on System-Level Synthesis, pp.74-81, Sep. 1997.
15. A. Tanenbaum, "Computer Networks", 3-rd edition, Prentice Hall, 1996.
16. J. Van Meerbergen, P. Lippens, W. Verhaegh, A. van der Werf, "PHIDEO: high-level synthesis for high throughput applications", Journal of VLSI signal processing, special issue on "Design environments for DSP" (eds. I. Verbauwhede, J. Rabaey), Vol.9, No.1/2, Kluwer, pp.89-104, Jan. 1995.
17. A. Vandecappelle, M. Miranda, E. Brockmeyer, F. Catthoor, D. Verkest, "Global Multimedia System Design Exploration using Accurate Memory Organization Feedback", Proc. 36th ACM/IEEE Design Automation Conf., June 1999.
18. I. Verbauwhede, F. Catthoor, J. Vandewalle, H. De Man, "In-place memory management of algebraic algorithms on application-specific IC's", Journal of VLSI signal processing, Vol.3, Kluwer, pp.193-200, 1991.
19. S. Wuytack, F. Catthoor, G. De Jong, B. Lin, H. De Man, "Flow Graph Balancing for Minimizing the Required Memory Bandwidth", Proc. 9th ACM/IEEE Intnl. Symp. on System-Level Synthesis, pp.127-132, Nov. 1996.