Mixed signal design watermarking for IP protection

2001 Southwest Symposium on Mixed-Signal Design, SSMSD 2001

Volumn , Issue , 2001, Pages 110-115

  Newbould, R D ^a   Irby, D L ^a   Carothers, J D ^a   Rodriguez, J J ^a   Holman, W T ^a,b  

^a University of Arizona   (United States)

^b VANDERBILT UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMMERCE; DIGITAL WATERMARKING;

ANALYSIS AND TESTING; DIGITAL DESIGNS; GLOBAL IP; IP DESIGN; IP PROTECTION; MIXED SIGNAL; MIXED-SIGNAL DESIGN; PHYSICAL DESIGN;

DESIGN;

EID: 0002670792     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SSMSD.2001.914948     Document Type: Conference Paper

References (8)

1. F. Brglez and H. Fujiwara, "A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran", distributed on a tape to participants of the Special Session on ATPG and Fault Simulation, Int. Symposium on Circuits and Systems, June 1985.
2. Charbon, E. "Hierarchical Watermarking in IC Design", in Proc. IEEE Custom Integrated Circuits Conference, pp. 295-298, 1998.
3. Charbon, E. "Watermarking Layout Topologies", IEEE, pp. 213-216, 1999.
4. A. B. Kahng, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolf, "Robust IP Watermarking Methodologies for Physical Design", in Proceedings of the ACM/IEEE Design Automation Conference, pp. 782-788, 1998.
5. J. Lach, W. H. Mangione-Smith, and M. Potkonjak, Fingerprinting Digital Circuits on Programmable Hardware, Information Hiding, pp. 16-31, 1998.
6. J. Lach, W. H. Mangione-Smith, and M. Potkonjak, Signature Hiding Techniques for FPGA Intellectual Property Protection, Proceedings of the IEEE International Conference in Computer-Aided Design, pp. 186-189, 1998.
7. J. Lach, W. H. Mangione-Smith, and M. Potkonjak, "Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks", in Proceedings of the ACM/IEEE Design Automation Conference, pp. 831-836, 1999.
8. Newbould, Rex, David Irby, Jo Dale Carothers, Jeffrey J Rodriguez, and W. T. Holman. Low Level Watermarking of VLSI Designs for Intellectual Property Protection, Proceedings of the 13th Annual IEEE International ASIC/SOC Conference, pp. 136-140, 2000.