A low-power 128-tap digital adaptive equalizer for broadband modems

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 11, 1997, Pages 1777-1789

  Nicol, Chris J ^a,b,c   Larsson, Patrik ^a,d,e   Azadet, Kamran ^a,f,g,h,i   O'Neill, Jay H ^a,j,k  

^a LUCENT TECHNOLOGIES   (United States)

^b UNIVERSITY OF NEW SOUTH WALES   (Australia)

^c DSP and VLSI Syst Res Department   (United States)

^d LINKÖPING UNIVERSITY   (Sweden)

^e INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

^f ECOLE CENTRALE DE LYON   (France)

^g TELECOM PARISTECH   (France)

^h Matra MHS   (France)

ⁱ IEEE

^j MONMOUTH UNIVERSITY   (United States)

^k NOKIA RESEARCH CENTER   (United States)

more..

Author keywords

Adaptive equalizers; CMOS digital integrated circuits; FIR digital filters

Indexed keywords

ADAPTIVE FILTERING; CMOS INTEGRATED CIRCUITS; DIGITAL FILTERS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; MODEMS; TUNING;

DIGITAL ADAPTIVE EQUALIZERS; DYNAMIC POWER REDUCTION TECHNIQUE; MODEM RECEIVER CHIP;

EQUALIZERS;

EID: 0031272196     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.641700     Document Type: Article

References (38)

1. V. B. Lawrence, L. J. Smithwick, J. J. Werner, and N. A. Zervos, "Broadband access to the home on copper," Bell Labs Tech. J., vol. 1, no. 1, pp. 100-114, Summer 1996.
2. K. Maxwell, "Asymmetric digital subscriber line: Interim technology for the next forty years," IEEE Commun. Mag., pp. 100-106, Oct. 1996.
3. G. Young, K. T. Foster, and J. W. Cook, "Broadband multimedia delivery over copper," Electron. & Commun. Eng. J., pp. 25-36, Feb. 1995.
4. G. H. Im and J. J. Werner, "Bandwidth-efficient digital transmission up to 155 Mb/s over unshielded twisted-pair wiring," in Proc. IEEE Int. Conf. Communications, 1993, pp. 1797-1803.
5. G. H. Im, D. D. Harman, G. Huang, A. V. Mandzik, M.-H. Nguyen, and J. J. Werner, "51.84 Mb/s 16-CAP ATM LAN standard," IEEE J. Select. Areas Commun., vol. 13, pp. 620-632, May 1995.
6. G. H. Im and J. J. Werner, "Bandwidth-efficient digital transmission over unshielded twisted-pair wiring," IEEE J. Select. Areas Commun., vol. 13, pp. 1643-1655, Dec. 1995.
7. AT&T Microelectronics, "HL400C 3 Volt 0.5 CMOS Standard-Cell Library," PA, Dec. 1995.
8. S. U. H. Qureshi, "Adaptive equalization," Proc. IEEE, vol. 73, pp. 1349-1386, Sept. 1985.
9. R. W. Lucky, J. Salz, and E. J. Weldon, Jr., Principles of Data Communication. New York: McGraw-Hill, 1968.
10. G. Ungerboeck, "Fractional tap-spacing equalizer and consequences for clock recovery in data modems," IEEE Trans. Commun., vol. COM-24, pp. 856-864, Aug. 1976.
11. R. D. Gitlin, J. F. Hayes, and S. B. Weinstein, Data Communications Principles. New York: Plenum, 1992.
12. D. L. Duttweiler, "Adaptive filter performance with nonlinearities in the correlation multiplier," IEEE Trans. Acoustics, Speech, Signal Processing, vol. 30, no. 4, pp. 578-586, Aug. 1982.
13. R. D. Gitlin, H. C. Meadors, and S. B. Weinstein, "The tap leakage algorithm: An algorithm for the stable operation of a digitally implemented fractionally spaced adaptive equalizer," Bell System Tech. J., vol. 61, no. 8, pp. 1817-1839, Oct. 1992.
14. H. R. Lee, C. W. Jen, and C. M. Liu, "A new hardware-efficient architecture for programmable FIR filters," IEEE Trans. on Circuits and Systems, vol. 43, no. 9, pp. 637-644, Sept. 1996.
15. T. Sakuta, W. Lee, and P. T. Balsara, "Delay balanced multipliers for low power/low voltage DSP core," in Proc. IEEE Symp. Low Power Electronics, San Jose, CA, Oct. 1995, pp. 36-37.
16. A. Benveniste and M. Goursat, "Blind equalizers," IEEE Trans. Commun., vol. 32, pp. 871-883, Aug. 1984.
17. Y. Sato, "A method of self-recovering equalization for multilevel amplitude-modulation systems," IEEE Trans. Commun., vol. 23, pp. 679-682, June 1975.
18. A. P. Chandrakasan, A. Burstein, and R. W. Brodersen, "A low-power chipset for multimedia applications," in Proc. IEEE Int. Solid-State Circuits Conf, San Francisco, CA, Feb. 1994, pp. 82-83.
19. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, 2nd ed. Reading, MA: Addison-Wesley, ch. 8, 1992.
20. N. Ohkubo et al., "A 4.4 ns CMOS 54 × 54-b multiplier using pass-transistor multiplexer" IEEE J. Solid-State Circuits, vol. 30, pp. 251-257, Mar. 1995.
21. H. Kojima, D. J. Gorny, K. Nitta, and K. Sasaki, "Power analysis of a programmable DSP for architecture/program optimization," in Proc. IEEE Symp. Low Power Electronics, San Jose, CA, Oct. 1995, pp. 36-37.
22. C. J. Nicol and P. Larsson, "Low power multiplication for FIR filters," in Proc. IEEE Int. Symp. Low Power Electronics and Design, Monterey, CA, Aug. 1997, pp. 76-79.
23. G. Huang, private communication, 1997.
24. A. Bellaouar and M. I. Elmasry, Low Power Digital VLSI Design. Norwell, MA: Kluwer, ch. 7, 1995.
25. A. Shen, A. Ghosh, S. Devadas, and K. Keutzer, "On average power dissipation and random pattern testability of CMOS combinational logic networks," IEEE Int. Conf. CAD, 1992, pp. 402-407.
26. P. Larsson and C. J. Nicol, "Transition reduction in carry-save adder trees," in Proc. IEEE Int. Symp. Low Power Electronics and Design, Monterey, CA, Aug. 1996, pp. 85-88.
27. G. Goto, T. Sato, M. Nakajima, and T. Sukemura, "A 54 × 54b regularly structured tree multiplier," IEEE J. Solid-State Circuits, vol. 27, pp. 1229-1236, Sept. 1992.
28. P. Larsson and C. J. Nicol, "Self-adjusting bit-precision for low-power digital filters," in Symp. VLSI Circuits, Japan, June 1997, pp. 123-124.
29. E. M. Blumenkrantz, "The analog floating point technique," in Proc. IEEE Symp. Low Power Electronics, San Jose, CA, Oct. 1995, pp. 72-73.
30. C. J. Nicol, P. Larsson, K. Azadet, and J. O'Neill, "A low power 128 tap digital adaptive equalizer for broadband modems," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1997, pp. 94-95.
31. J. Ludwig, H. Nawab, and A. Chandrakasan, "Low-power digital filtering using approximate processing," IEEE J. Solid-State Circuits, vol. 31, pp. 395-400, Mar. 1996.
32. C. J. Pan, "A low-power filter for decimation and interpolation using approximate processing," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1997, pp. 102-103.
33. J. R. Choi, S. W. Jeong, L. H. Jang, and J. H. Choi, "Structured design of a 288-tap FIR filter by optimized partial product tree compression," in Proc. IEEE Custom Integrated Circuits Conf., San Diego, CA, May 1996, pp. 79-82.
34. D. Pearson et al., "250 MHz digital FIR filters for PRML disk read channels," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1995, pp. 80-81.
35. W. Abbot et al., "A digital chip with adaptive equalizer for PRML detection in hard-disk drives," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1994, pp. 284-285.
36. L. Thon, P. Sutardja, F. Lai, and G. Coleman, "A 240 MHz 8-tap FIR filter for disk-drive read channels," in Proc. IEEE Int. Solid-State Circuits Conf., San Francisco, CA, Feb. 1995, pp. 82-83.
37. M. Hatamian and S. K. Rao, "A 100 MHz 40-tap programmable FIR filter chip," in Proc. IEEE Int. Symp. Circuits and Systems, 1990, pp. 3053-3056.
38. M. Hatamian, private communication, May 1997.