Shedding the Shackles of Time-Division Multiplexing

Proceedings - Real-Time Systems Symposium

Volumn 2018-December, Issue , 2019, Pages 456-468

  Hebbache, Farouk ^a   Jan, Mathieu ^a   Brandner, Florian ^b   Pautet, Laurent ^b  

^a DIF   (France)

^b INSTITUT TELECOM   (France)

Author keywords

Dynamic Arbitration; Mixed Criticality Systems; Predictable Computing; Time Division Multiplexing

Indexed keywords

BANDWIDTH; DYNAMIC RANDOM ACCESS STORAGE; INTERACTIVE COMPUTER SYSTEMS; MEMORY ARCHITECTURE; TIME DIVISION MULTIPLEXING;

DYNAMIC ARBITRATION; GUARANTEED BANDWIDTH; MEMORY UTILIZATION; MIXED-CRITICALITY SYSTEMS; MULTICORE ARCHITECTURES; PREDICTABLE COMPUTING; RESOURCE UTILIZATIONS; VARIABLE LATENCIES;

REAL TIME SYSTEMS;

EID: 85061530791     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2018.00059     Document Type: Conference Paper

References (22)

1. A. Agrawal, G. Fohler, J. Freitag, J. Nowotsch, S. Uhrig, and M. Paulitsch. Contention-Aware dynamic memory bandwidth isolation with predictability in COTS multicores: An avionics case study. In 29th Euromicro Conference on Real-Time Systems (ECRTS), volume 76 of LIPIcs, pages 2:1-2:22. Schloss Dagstuhl, 2017.
2. S. K. Baruah, A. Burns, and R. I. Davis. Response-Time analysis for mixed criticality systems. In 32nd Real-Time Systems Symposium (RTSS), pages 34-43, Vienna, Austria, Nov 2011.
3. P. Emberson, R. Stafford, and R. Davis. Techniques for the synthesis of multiprocessor tasksets. In Workshop on Analysis Tools and Methodologies for Embedded and Real-Time Systems (WATERS), pages 6-11, 2010.
4. G. Fohler. Joint scheduling of distributed complex periodic and hard aperiodic tasks in statically scheduled systems. In Proc. Real-Time Systems Symposium (RTSS), pages 152-161, Pisa, Italy, Dec 1995.
5. M. D. Gomony, J. Garside, B. Akesson, N. Audsley, and K. Goossens. A globally arbitrated memory tree for mixed-Time-criticality systems. IEEE Trans. Comput., 66(2):212-225, Feb. 2017.
6. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. Mibench: A free, commercially representative embedded benchmark suite. In Proc. Of the Int. Workshop on Workload Characterization, pages 3-14, 2001.
7. S. Hahn, J. Reineke, and R. Wilhelm. Towards compositionality in execution time analysis: Definition and challenges. SIGBED Rev., 12(1):28-36, 2015.
8. J. Hansen, S. Hissam, and G. A. Moreno. Statistical-Based WCET Estimation and Validation. In Intl. Workshop on Worst-Case Execution Time Analysis (WCET'09), volume 10 of OASIcs, pages 1-11. Schloss Dagstuhl, 2009.
9. F. Hebbache, M. Jan, F. Brandner, and L. Pautet. Dynamic arbitration of memory requests with tdm-like guarantees. In International Workshop on Compositional Theory and Technology for Real-Time Embedded Systems (CRTS'17), Dec 2017.
10. M. Jan, L. Zaourar, and M. Pitel. Maximizing the execution rate of low-criticality tasks in mixed criticality systems. In Proc. Of the 1st Intl. Workshop on Mixed Criticality Systems (WMC), pages 43-48, Vancouver, Canada, December 2013.
11. M. Jun, K. Bang, H. J. Lee, N. Chang, and E. Y. Chung. Slack-based bus arbitration scheme for soft real-Time constrained embedded systems. In Asia and South Pacific Design Automation Conf., pages 159-164, 2007.
12. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. Static analysis of multi-core TDMA resource arbitration delays. Real-Time Syst., 50(2):185-229, Mar. 2014.
13. A. Kostrzewa, S. Saidi, L. Ecco, and R. Ernst. Flexible TDM-based resource management in on-chip networks. In Int. Conf. On Real Time and Networks Systems, pages 151-160. ACM, 2015.
14. A. Kostrzewa, S. Saidi, and R. Ernst. Slack-based resource arbitration for real-Time networks-on-chip. In Proceedings of the Conference on Design, Automation & Test in Europe, DATE '16, pages 1012-1017. EDA, 2016.
15. A. Kritikakou, C. Pagetti, M. Roy, C. Rochange, M. Faugère, S. Girbal, and D. Gracia Pérez. Distributed run-Time WCET controller for concurrent critical tasks in mixed-critical systems. In Int. Conf. On Real-Time Networks and Systems, 2014.
16. Y. Li, B. Akesson, and K. Goossens. Architecture and analysis of a dynamically-scheduled real-Time memory controller. Real-Time Syst., 52(5):675-729, Sept. 2016.
17. M. Paolieri, E. Quiñones, and F. J. Cazorla. Timing effects of ddr memory systems in hard real-Time multicore architectures: Issues and solutions. ACM Trans. Embed. Comput. Syst., 12(1s):64:1-64:26, Mar. 2013.
18. M. Schoeberl, P. Schleuniger, W. Puffitsch, F. Brandner, C. W. Probst, S. Karlsson, and T. Thorn. Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach. In Bringing Theory to Practice: Predictability and Performance in Embedded Systems, OASICS, pages 11-21, 2011.
19. R. Tabish, R. Mancuso, S. Wasly, A. Alhammad, S. S. Phatak, R. Pellizzoni, and M. Caccamo. A real-Time scratchpad-centric os for multicore embedded systems. In Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 1-11, April 2016.
20. Z. P. Wu, Y. Krish, and R. Pellizzoni. Worst case analysis of dram latency in multi-requestor systems. In Real-Time Systems Symposium (RTSS), pages 372-383, Vancouver, Canada, Dec 2013.
21. M.-K. Yoon, J.-E. Kim, and L. Sha. Optimizing tunable WCET with shared resource allocation and arbitration in hard real-Time multicore systems. In Real-Time Systems Symp., pages 227-238, Vienna, Austria, 2011.
22. H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 55-64, April 2013.