Contention-aware dynamic memory bandwidth isolation with predictability in COTS multicores: An avionics case study

Leibniz International Proceedings in Informatics, LIPIcs

Volumn 76, Issue , 2017, Pages 21-222

  Agrawal, Ankit ^a   Fohler, Gerhard ^a   Freitag, Johannes ^b   Nowotsch, Jan ^b   Uhrig, Sascha ^b   Paulitsch, Michael ^c  

^a Rheinland Pfälzische Technische Universität Kaiserslautern Landau   (Germany)

^b AIRBUS OPERATIONS GMBH   (Germany)

^c THALES   (France)

Author keywords

Cots multicores; Dynamic memory bandwidth isolation; Safety critical avionics

Indexed keywords

AVIONICS; BANDWIDTH; DYNAMIC RANDOM ACCESS STORAGE; INTERACTIVE COMPUTER SYSTEMS; MEMORY ARCHITECTURE; NETWORK-ON-CHIP; SAFETY ENGINEERING; SCHEDULING;

AVIONICS APPLICATIONS; DYNAMIC MEMORY; MEMORY ACCESS PATTERNS; MULTI-CORES; SOURCE CODE MODIFICATION; TERRAIN AWARENESS AND WARNING SYSTEM; THROTTLING MECHANISM; TIME-TRIGGERED SYSTEMS;

REAL TIME SYSTEMS;

EID: 85033605450     PISSN: 18688969     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.4230/LIPIcs.ECRTS.2017.2     Document Type: Conference Paper

References (32)

1. Moris Behnam, Rafia Inam, Thomas Nolte, and Mikael Sjödin. Multi-core composability in the face of memory-bus contention. SIGBED Rev., 10(3):35-42, October 2013. doi: 10.1145/2544350.2544354.
2. Frank Bellosa. Memory access - the third dimension of scheduling. Technical report, University of Erlangen, 1997.
3. Frank Bellosa. Process cruise control: Throttling memory access in a soft real-time environment. Technical report, University of Erlangen, 1997.
4. Frédéric Boniol, Hugues Cassé, Eric Noulard, and Claire Pagetti. Deterministic Execution Model on COTS Hardware. In Andreas Herkersdorf, Kay Römer, and Uwe Brinkschulte, editors, Architecture of Computing Systems - ARCS 2012:25th International Conference, Munich, Germany, February 28 - March 2, 2012. Proceedings, pages 98-110, Berlin, Heidelberg, 2012. Springer Berlin Heidelberg. doi:10.1007/978-3-642-28293-5-9.
5. S. Chattopadhyay, C. L. Kee, A. Roychoudhury, T. Kelter, P. Marwedel, and H. Falk. A Unified WCET Analysis Framework for Multi-core Platforms. In 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium, pages 99-108, April 2012. doi:10.1109/RTAS.2012.26.
6. Sudipta Chattopadhyay, Abhik Roychoudhury, and Tulika Mitra. Modeling Shared Cache and Bus in Multi-cores for Timing Analysis. In Proceedings of the 13th International Workshop on Software & Compilers for Embedded Systems, SCOPES'10, pages 6:1-6:10, New York, NY, USA, 2010. ACM. doi:10.1145/1811212.1811220.
7. Freescale Semiconductor. e500mc Core Reference Manual Rev. 3, 2013.
8. Inc. Freescale Semiconductor. P4080: QorIQ P4080/P4040/P4081 Communications Processors with Data Path, 2013. URL: http://www.freescale.com/webapp/sps/site/prod-summary.jsp?code=P4080.
9. R. Fuchsen. How to address certification for multi-core based IMA platforms: Current status and potential solutions. In 29th Digital Avionics Systems Conference, pages 5. E.3-1-5. E.3-11, Oct. 2010. doi:10.1109/DASC.2010.5655461.
10. Generic constraint development environment. URL: http://www.gecode.org/.
11. S. Girbal, X. Jean, J. Le Rhun, D. G. Perez, and M. Gatti. Deterministic platform software for hard real-time systems using multi-core COTS. In Digital Avionics Systems Conference (DASC), 2015 IEEE/AIAA 34th, pages 8D4-1-8D4-15, Sept 2015. doi:10.1109/DASC. 2015.7311481.
12. Airbus Group. Future of urban mobility: My kind of flyover. URL: http://www.airbusgroup. com/int/en/news-media/corporate-magazine/Forum-88/My-Kind-Of-Flyover.html.
13. D. Hardy, T. Piquet, and I. Puaut. Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches. In 2009 30th IEEE Real-Time Systems Symposium, pages 68-77, Dec. 2009. doi:10.1109/RTSS.2009.34.
14. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury. Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds. In 2011 23rd Euromicro Conference on Real-Time Systems, pages 3-12, July 2011. doi:10.1109/ECRTS.2011.9.
15. Timon Kelter, Tim Harde, Peter Marwedel, and Heiko Falk. Evaluation of resource arbitration methods for multi-core real-time systems. In Claire Maiza, editor, 13th International Workshop on Worst-Case Execution Time Analysis, volume 30 of OpenAccess Series in Informatics (OASIcs), pages 1-10, Dagstuhl, Germany, 2013. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik. URL: http://drops.dagstuhl.de/opus/volltexte/2013/4117, doi:10.4230/OASIcs.WCET.2013.1.
16. Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury. Timing analysis of concurrent programs running on shared cache multi-cores. In 2009 30th IEEE Real-Time Systems Symposium, pages 57-67, Dec. 2009. doi:10.1109/RTSS.2009.32.
17. Rodin Lyasoff. Welcome to Vahana, Sept. 2016. URL: https://vahana.aero/welcome-to-vahana-edfa689f2b75#.fz78tkigh.
18. R. Mancuso, R. Pellizzoni, M. Caccamo, L. Sha, and H. Yun. WCET (m) Estimation in Multi-core Systems Using Single Core Equivalenc. In 2015 27th Euromicro Conference on Real-Time Systems, pages 174-183, July 2015. doi:10.1109/ECRTS.2015.23.
19. J. Nowotsch and M. Paulitsch. Leveraging multi-core computing architectures in avionics. In Dependable Computing Conference (EDCC), 2012 Ninth European, pages 132-143, May 2012. doi:10.1109/EDCC.2012.27.
20. J. Nowotsch, M. Paulitsch, D. Buhler, H. Theiling, S. Wegener, and M. Schmidt. Multicore Interference-Sensitive WCET Analysis Leveraging Runtime Resource Capacity Enforcement. In Real-Time Systems (ECRTS), 2014 26th Euromicro Conference on, pages 109-118, July 2014. doi:10.1109/ECRTS.2014.20.
21. Jan Nowotsch. Interference-sensitive Worst-case Execution Time Analysis for Multi-core Processors. PhD thesis, University of Augsburg, 2014.
22. Jan Nowotsch and Michael Paulitsch. Quality of service capabilities for hard real-time applications on multi-core processors. In Proceedings of the 21st International Conference on Real-Time Networks and Systems, RTNS'13, pages 151-160, New York, NY, USA, 2013. ACM. doi:10.1145/2516821.2516826.
23. ® P5020 and P5010 64-bit Dual- and Single-Core Communications Processors, Sept. 2016. URL: http://www.nxp. com/products/microcontrollers-and-processors/power-architecture-processors/qoriq-platforms/p-series.
24. R. Pellizzoni, E. Betti, S. Bak, Gang Yao, J. Criswell, M. Caccamo, and R. Kegley. A Predictable Execution Model for COTS-Based Embedded Systems. In Real-Time and Embedded Technology and Applications Symposium (RTAS), 2011 17th IEEE, pages 269-279, April 2011. doi:10.1109/RTAS.2011.33.
25. Wind River. Wind River VxWorks 653 Platform, 2015. URL: http://www.windriver.com/products/product-overviews/vxworks-653-product-overview/vxworks-653-product-overview.pdf.
26. A. Schranzhofer, R. Pellizzoni, Jian-Jia Chen, L. Thiele, and M. Caccamo. Timing analysis for resource access interference on adaptive resource arbiters. In Real-Time and Embedded Technology and Applications Symposium (RTAS), 2011 17th IEEE, pages 213-222, April 2011. doi:10.1109/RTAS.2011.28.
27. Certification Authorities Software Team. Position Paper CAST-32A Multi-core Processors. US Federal Aviation Administration, Nov. 2016.
28. Inc. The Embedded Microprocessor Benchmark Consortium. EEMBC AutoBench 1.1 benchmark software, 2013. URL: http://www.eembc.org/benchmark/automotivesl.php.
29. J. Yan and W. Zhang. WCET Analysis for Multi-Core Processors with Shared L2 Instruction Caches. In 2008 IEEE Real-Time and Embedded Technology and Applications Symposium, pages 80-89, April 2008. doi:10.1109/RTAS.2008.6.
30. Gang Yao, Heechul Yun, Zheng Pei Wu, R. Pellizzoni, M. Caccamo, and Lui Sha. Schedulability analysis for memory bandwidth regulated multicore real-time systems. Computers, IEEE Transactions on, 65(2):601-614, Feb. 2016. doi:10.1109/TC.2015.2425874.
31. H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. Memory bandwidth management for efficient performance isolation in multi-core platforms. IEEE Transactions on Computers, 65(2):562-576, Feb. 2016. doi:10.1109/TC.2015.2425889.
32. Heechul Yun, Gang Yao, R. Pellizzoni, M. Caccamo, and Lui Sha. Memory access control in multiprocessor for real-time systems with mixed criticality. In Real-Time Systems (ECRTS), 2012 24th Euromicro Conference on, pages 299-308, July 2012. doi:10.1109/ECRTS.2012. 32.