Memory Bank Partitioning for Fixed-Priority Tasks in a Multi-core System

Proceedings - Real-Time Systems Symposium

Volumn 2018-January, Issue , 2017, Pages 209-213

  Cheng, Sheng Wei ^a   Chen, Jian Jia ^b   Reineke, Jan ^c   Kuo, Tei Wei ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b TU DORTMUND UNIVERSITY   (Germany)

^c SAARLAND UNIVERSITY   (Germany)

Author keywords

Fixed Priority Task Scheduling; Memory Access Interference; Memory Bank Partitioning; Resource Augmentation

Indexed keywords

FIXED PRIORITIES; FIXED-PRIORITY TASK SCHEDULING; MEMORY ACCESS; MEMORY ACCESS INTERFERENCE; MEMORY AUGMENTATION; MEMORY BANK PARTITIONING; MEMORY BANKS; PRIORITY TASKS; RESOURCE AUGMENTATION; TASKS SCHEDULING;

REAL TIME SYSTEMS;

EID: 85046357241     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2017.00027     Document Type: Conference Paper

References (21)

1. Sanjoy K Baruah, Aloysius K Mok, and Louis E Rosier. Preemptively scheduling hard-real-time sporadic tasks on one processor. In Proc. of IEEE RTSS, 1990.
2. Luca Benini. Programming heterogeneous many-core platforms in nanometer technology: The p2012 experience. Presentation in the ARTIST Summer School, 2010.
3. Enrico Bini and Giorgio C Buttazzo. Measuring the performance of schedulability tests. Real Time Systems, 30(1-2):129-154, 2005.
4. Che-Wei Chang, Jian-Jia Chen, Tei-Wei Kuo, and Heiko Falk. Real-time task scheduling on island-based multi-core platforms. IEEE TPDS, 26(2):538-550, 2015.
5. Jian-Jia Chen. Task set synthesis with cost minimization for sporadic real-time tasks. In Proc. of IEEE RTSS, 2013.
6. Sheng-Wei Cheng, Che-Wei Chang, Jian-Jia Chen, Tei-Wei Kuo, and Pi-Cheng Hsiu. Many-core real-time task scheduling with scratchpad memory. IEEE TPDS, 27(10):2953-2966, 2016.
7. Robert I Davis, Attila Zabos, and Alan Burns. Efficient exact schedulability tests for fixed priority real-time systems. IEEE TC, 57(9):1261-1276, 2008.
8. B. D. de Dinechin, R. Ayrignac, P. E. Beaucamps, P. Couvert, B. Ganne, P. G. de Massas, F. Jacquet, S. Jones, N. M. Chaisemartin, F. Riss, and T. Strudel. In Proc. of IEEE HPEC, 2013.
9. Benoît Dupont de Dinechin, Duco van Amstel, Marc Poulhiès, and Guillaume Lager. Time-critical computing on a single-chip massively parallel processor. In Proc. of IEEE DATE, 2014.
10. Michael R Gary and David S Johnson. Computers and intractability: A guide to the theory of np-completeness, 1979.
11. Sebastian Hahn, Jan Reineke, and Reinhard Wilhelm. Towards compositionality in execution time analysis: Definition and challenges. ACM SIGBED Review, 12(1):28-36, 2015.
12. Wen-Hung Huang, Jian-Jia Chen, and Jan Reineke. Mirror: Symmetric timing analysis for real-time tasks on multicore platforms with shared resources. In Proc. of ACM DAC, 2016.
13. Bruce Jacob, Spencer Ng, and David Wang. Memory systems: Cache, DRAM, disk. Morgan Kaufmann, 2010.
14. Bala Kalyanasundaram and Kirk Pruhs. Speed is as powerful as clairvoyance. Journal of the ACM, 47(4):617-643, 2000.
15. Hyoseung Kim, Dionisio De Niz, Björn Andersson, Mark Klein, Onur Mutlu, and Ragunathan Rajkumar. Bounding and reducing memory interference in cots-based multi-core systems. Real-Time Systems, 52(3):356-395, 2016.
16. Rakesh Kumar, Victor Zyuban, and Dean M Tullsen. Interconnections in multi-core architectures: Understanding mechanisms, overheads and scaling. 33(2):408-419, 2005.
17. Alessandra Melani, Marko Bertogna, Vincenzo Bonifaci, Alberto Marchetti-Spaccamela, and Giorgio Buttazzo. Memoryprocessor co-scheduling in fixed priority systems. In Proceedings of ACM RTNS, 2015.
18. Vincent Nélis, Patrick Meumeu Yomsi, and Luís Miguel Pinho. The Variability of Application Execution Times on a Multi-Core Platform. In Proc. of WCET, 2016.
19. Rodolfo Pellizzoni, Andreas Schranzhofer, Jian-Jia Chen, Marco Caccamo, and Lothar Thiele. Worst case delay analysis for memory interference in multicore systems. In Proc. of IEEE DATE, 2010.
20. Cynthia A Phillips, Cliff Stein, Eric Torng, and Joel Wein. Optimal time-critical scheduling via resource augmentation. In Proc. of ACM SOTC, 1997.
21. Reinhard Wilhelm, Daniel Grund, Jan Reineke, Marc Schlickling, Markus Pister, and Christian Ferdinand. Memory hierarchies, pipelines, and buses for future architectures in timecritical embedded systems. IEEE TCAD, 28(7):966, 2009.