Mitigation of Hardware Trojan based Denial-of-Service attack for secure NoCs

Journal of Parallel and Distributed Computing

Volumn 111, Issue , 2018, Pages 24-38

  Boraten, Travis ^a   Kodi, Avinash ^a  

^a OHIO UNIVERSITY   (United States)

Author keywords

Denial of Service; Fault injection; Hardware trojan; Network on chip

Indexed keywords

BINARY ALLOYS; CESIUM ALLOYS; COMPUTER ARCHITECTURE; COMPUTER CRIME; DISTRIBUTED COMPUTER SYSTEMS; ERROR CORRECTION; FAULT DETECTION; FAULT TOLERANT COMPUTER SYSTEMS; HARDWARE; HARDWARE SECURITY; MALWARE; MULTIPROCESSING SYSTEMS; NETWORK SECURITY; NETWORK-ON-CHIP; ROUTERS; SOFTWARE TESTING; SYSTEM-ON-CHIP;

ALGEBRAIC MANIPULATIONS; DENIAL OF SERVICE; ERROR CORRECTION CODES; FAULT INJECTION; MICRO ARCHITECTURES; MULTIPROCESSOR SYSTEM ON CHIPS; NETWORK DEGRADATIONS; OPTIMIZED IMPLEMENTATION;

DENIAL-OF-SERVICE ATTACK;

EID: 85026774220     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2017.06.014     Document Type: Article

References (27)

1. Adee, S., The hunt for the kill switch. IEEE Spectr. 45:5 (2008), 34–39.
2. D. Agrawal, S. Baktir, D. Karakoyunlu, P. Rohatgi, B. Sunar, Trojan detection using IC fingerprinting, in: Security and Privacy, 2007. SP ’07. IEEE Symposium on, 2007, pp. 296–310.
3. D.M. Ancajas, K. Chakraborty, S. Roy, Fort-NoCs: Mitigating the threat of a compromised NoC, in: Proceedings of the the 51st Annual Design Automation Conference on Design Automation Conference, DAC ’14, 2014.
4. Bhunia, S., Abramovici, M., Agrawal, D., Bradley, P., Hsiao, M., Plusquellic, J., Tehranipoor, M., Protection against hardware trojan attacks: Towards a comprehensive solution. IEEE Des. Test 30:3 (2013), 6–17.
5. Bhunia, S., Hsiao, M., Banga, M., Narasimhan, S., Hardware trojan attacks: Threat analysis and countermeasures. Proc. IEEE, 102(8), 2014, 1229–1247.
6. T. Boraten, A. Kodi, Packet security with path sensitization for NoCs, in: Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), DATE-16, 2016.
7. Borkar, S., Thousand core chips: a technology perspective. Proceedings of the 44th Annual Design Automation Conference, DAC ’07, 2007, ACM, New York, NY, USA, 746–749.
8. R.S. Chakraborty, F. Wolff, S. Paul, C. Papachristou, S. Bhunia, MERO: A statistical approach for hardware trojan detection, in: Proceedings of the 11th International Workshop on Cryptographic Hardware and Embedded Systems, CHES ’09, 2009.
9. J. Chen, G. Venkataramani, CC-Hunter: Uncovering covert timing channels on shared processor hardware, in: Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-47, 2014, pp. 216–228.
10. R. Cramer, Y. Dodis, S. Fehr, C. Padró, D. Wichs, Detection of algebraic manipulation with applications to robust secret sharing and fuzzy extractors, in: Proceedings of the Theory and Applications of Cryptographic Techniques 27th Annual International Conference on Advances in Cryptology, EUROCRYPT'08, 2008, pp. 471–488.
11. D. Fang, H. Li, J. Han, X. Zeng, Robustness analysis of mesh-based network-on-chip architecture under flooding-based denial of service attacks, in: Networking, Architecture and Storage (NAS), 2013 IEEE Eighth International Conference on, 2013, pp. 178–186.
12. Intellectual Property (IP) Challenges and Concerns of the Semiconductor Equipment and Materials Industry, Tech. Rep. Semiconductor Equipment and Materials International, 2008.
13. R. JS, D.M. Ancajas, K. Chakraborty, S. Roy, Runtime detection of a bandwidth denial attack from a rogue network-on-chip, in: Proceedings of the 9th International Symposium on Networks-on-Chip, NOCS ’15, 2015, pp. 8:1–8:8.
14. Kumagai, J., Chip detectives [reverse engineering]. IEEE Spectr. 37:11 (2000), 43–48.
15. J. Li, J. Lach, At-speed delay characterization for IC authentication and Trojan Horse detection, in: Hardware-Oriented Security and Trust, 2008. HOST 2008. IEEE International Workshop on, 2008.
16. A. Prodromou, A. Panteli, C. Nicopoulos, Y. Sazeides, NoCAlert: An on-line and real-time fault detection mechanism for network-on-chip architectures, in: Microarchitecture (MICRO), 2012 45th Annual IEEE/ACM International Symposium on, 2012, pp. 60–71.
17. Report of the Defense Science Board Task Force on High Performance Microchip Supply, Tech. Rep. Defense ScienceBoard, US DoD, 2005.
18. Salmani, H., Cotd: reference-free hardware trojan detection and recovery based on controllability and observability in gate-level netlist. IEEE Trans. Inf. Forensics Secur. 12:2 (2017), 338–350.
19. Sethumadhavan, S., Waksman, A., Suozzo, M., Huang, Y., Eum, J., Trustworthy hardware from untrusted components. Commun. ACM 58:9 (2015), 60–71.
20. Tehranipoor, M., Koushanfar, F., A survey of hardware trojan taxonomy and detection. IEEE Des. Test Comput. 27:1 (2010), 10–25.
21. Waksman, A., Suozzo, M., Sethumadhavan, S., FANCI: Identification of stealthy malicious logic using boolean functional analysis. Proceedings of the 2013 ACM SIGSAC Conference on Computer; Communications Security, CCS ’13, 2013, ACM, 697–708.
22. X. Wang, H. Salmani, M. Tehranipoor, J. Plusquellic, Hardware Trojan detection and isolation using current integration and localized current analysis, in: Defect and Fault Tolerance of VLSI Systems, 2008. DFTVS ’08. IEEE International Symposium on, 2008.
23. Z. Wang, M. Karpovsky, Algebraic manipulation detection codes and their applications for design of secure cryptographic devices, in: Proceedings of the 2011 IEEE 17th International on-Line Testing Symposium, IOLTS ’11, 2011.
24. Z. Wang, M. Karpovsky, New error detecting codes for the design of hardware resistant to strong fault injection attacks, in: International Conference on Security and Management, 2012.
25. Z. Wang, M. Karpovsky, Reliable and secure memories based on algebraic manipulation correction codes, in: On-Line Testing Symposium (IOLTS), 2012 IEEE 18th International, 2012.
26. Wassel, H.M.G., Gao, Y., Oberg, J.K., Huffmire, T., Kastner, R., Chong, F.T., Sherwood, T., SurfNoC: A low latency and provably non-interfering approach to secure networks-on-chip. SIGARCH Comput. Archit. News 41:3 (2013), 583–594.
27. Q. Yu, J. Frey, Exploiting error control approaches for hardware trojans on Network-on-Chip links, in: Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT, 2013 IEEE International Symposium on, 2013.