Collaborative computing for heterogeneous integrated systems

ICPE 2017 - Proceedings of the 2017 ACM/SPEC International Conference on Performance Engineering

Volumn , Issue , 2017, Pages 385-388

  Chang, Li Wen ^a   Gómez Luna, Juan ^b   El Hajj, Izzat ^a   Huang, Sitao ^a   Chen, Deming ^a   Hwu, Wen Mei ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b UNIVERSITY OF CÓRDOBA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER GRAPHICS; DISTRIBUTED COMPUTER SYSTEMS; ENERGY UTILIZATION; GRAPHICS PROCESSING UNIT; INTEGRATED CONTROL; PROGRAM PROCESSORS;

COMPUTING SYSTEM; HETEROGENEOUS PLATFORMS; HETEROGENEOUS SYSTEMS; INTEGRATED SYSTEMS; PROGRAMMING INTERFACE; SHARED VIRTUAL MEMORY; SYSTEM RESOURCES; TIGHT INTEGRATIONS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 85019016184     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/3030207.3030244     Document Type: Conference Paper

References (22)

1. Cache Coherent Interconnect for Accelerators (CCIX). http://www.ccixconsortium.com, 2016.
2. Altera. Altera's User-Customizable ARM-Based SoC, 2015.
3. C. Augonnet et al. StarPU: a unified platform for task scheduling on heterogeneous multicore architectures. CCPE, 23(2):187-198, 2011.
4. Bruce Wile. IBM Systems and Technology Group. Coherent Accelerator Processor Interface (CAPI) for POWER8 systems. White paper, September 2014.
5. A. M. Caulfield et al. A cloud-scale acceleration architecture. In ISCA, 2016.
6. L.-W. Chang et al. Efficient kernel synthesis for performance portable programming. In MICRO, 2016.
7. L.-W. Chang et al. A programming system for future proofing performance critical libraries. In PPoPP, 2016.
8. E. S. Chung et al. Single-chip heterogeneous computing: Does the future include custom logic, FPGAs, and GPGPUs? In MICRO, 2010.
9. A. Duran et al. OmpSs: a proposal for programming heterogeneous multi-core architectures. PPL, 21(02):173-193, 2011.
10. V. Garcia-Flores et al. Evaluating the effect of last-level cache sharing on integrated GPU-CPU systems with heterogeneous applications. In IISWC, 2016.
11. J. Gómez-Luna et al. Chai: Collaborative heterogeneous applications for integrated-architectures. In ISPASS, 2017 (in press).
12. W.-m. W. Hwu. Heterogeneous System Architecture: A New Compute Platform Infrastructure. Morgan Kaufman, 2015.
13. Intel. Intel FPGA SDK for OpenCL. Programming Guide, October 2016.
14. A. Morad et al. Generalized multiAmdahl: Optimization of heterogeneous multi-accelerator SoC. IEEE CAL, 13(1):37-40, Jan. 2014.
15. S. Mukherjee et al. Exploring the features of OpenCL 2.0. In IWOCL, 2015.
16. S. Mukherjee et al. A comprehensive performance analysis of HSA and OpenCL 2.0. In ISPASS, 2016.
17. NVIDIA. NVIDIA Tesla P100. White paper, 2016.
18. PK Gupta. Intel. Xeon+FPGA Platform for the Data Center, June 2015.
19. A. Putnam et al. A reconfigurable fabric for accelerating large-scale datacenter services. In ISCA, 2014.
20. J. Ragan-Kelley et al. Halide: A language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines. In PLDI, 2013.
21. Y. Sun et al. Hetero-Mark, a benchmark suite for CPU-GPU collaborative computing. In IISWC, 2016.
22. Xilinx. Zynq UltraScale+ MPSoCs. White Paper, June 2016.