Efficient kernel synthesis for performance portable programming

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2016-December, Issue , 2016, Pages

  Chang, Li Wen ^a   Hajj, Izzat El ^a   Rodrigues, Christopher ^b   Gomez Luna, Juan ^c   Hwu, Wen Mei ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b Huawei America Research Lab   (Spain)

^c UNIVERSITY OF CÓRDOBA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SOFTWARE PORTABILITY; ENERGY EFFICIENCY;

ARCHITECTURAL MODELING; COMPUTING ELEMENT; HETEROGENEOUS COMPUTING SYSTEM; HIERARCHICAL ORGANIZATIONS; MICRO-ARCHITECTURE DESIGN; PERFORMANCE PORTABILITY; PORTABLE PROGRAMMING; TARGET ARCHITECTURES;

COMPUTER ARCHITECTURE;

EID: 85008936147     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2016.7783715     Document Type: Conference Paper

References (43)

1. N. Rotem, "Intel OpenCL implicit vectorization module, " 2011.
2. J. Gummaraju, L. Morichetti, M. Houston, B. Sander, B. R. Gaster, and B. Zheng, "Twin peaks: A software platform for heterogeneous computing on general-purpose and graphics processors, " in Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, pp. 205-216, 2010.
3. R. Karrenberg and S. Hack, "Improving Performance of OpenCL on CPUs, " in Proceedings of the 21st International Conference on Compiler Construction, pp. 1-20, 2012.
4. P. Jääskeläinen, C. S. de La Lama, E. Schnetter, K. Raiskila, J. Takala, and H. Berg, "pocl: A performance-portable opencl implementation, " International Journal of Parallel Programming, vol. 43, no. 5, pp. 752-785, 2015.
5. H.-S. Kim, I. El Hajj, J. Stratton, S. Lumetta, and W.-M. Hwu, "Localitycentric thread scheduling for bulk-synchronous programming models on CPU architectures, " in Proceedings of the 13th Annual IEEE/ACM International Symposium on Code Generation and Optimization, pp. 257-268, 2015.
6. G. Chen, B. Wu, D. Li, and X. Shen, "PORPLE: An extensible optimizer for portable data placement on GPU, " in Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 88-100, 2014.
7. B. Jang, D. Schaa, P. Mistry, and D. Kaeli, "Exploiting memory access patterns to improve memory performance in data-parallel architectures, " IEEE Trans. Parallel Distrib. Syst., vol. 22, no. 1, pp. 105-118, 2011.
8. R. C. Whaley, A. Petitet, and J. J. Dongarra, "Automated empirical optimizations of software and the atlas project, " Parallel Computing, vol. 27, no. 1, pp. 3-35, 2001.
9. M. Püschel, J. M. Moura, B. Singer, J. Xiong, J. Johnson, D. Padua, M. Veloso, and R. W. Johnson, "Spiral: A generator for platform-Adapted libraries of signal processing alogorithms, " International Journal of High Performance Computing Applications, vol. 18, no. 1, pp. 21-45, 2004.
10. D. Merrill, M. Garland, and A. Grimshaw, "Policy-based tuning for performance portability and library co-optimization, " in Innovative Parallel Computing, pp. 1-10, 2012.
11. J. Ragan-Kelley, C. Barnes, A. Adams, S. Paris, F. Durand, and S. Amarasinghe, "Halide: A language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines, " ACM SIGPLAN Notices, vol. 48, no. 6, pp. 519-530, 2013.
12. G. E. Blelloch, "NESL: A nested data-parallel language.(version 3.1), " tech. rep., DTIC Document, 1995.
13. K. Fatahalian, D. R. Horn, T. J. Knight, L. Leem, M. Houston, J. Y. Park, M. Erez, M. Ren, A. Aiken, W. J. Dally, and P. Hanrahan, "Sequoia: Programming the memory hierarchy, " in Proceedings of the 2006 ACM/IEEE conference on Supercomputing, ACM, 2006.
14. J. Ansel, C. Chan, Y. L. Wong, M. Olszewski, Q. Zhao, A. Edelman, and S. Amarasinghe, "Petabricks: A language and compiler for algorithmic choice, " in Proceedings of the 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation, pp. 38-49, 2009.
15. S. Hong, S. K. Kim, T. Oguntebi, and K. Olukotun, "Accelerating CUDA graph algorithms at maximum warp, " in ACM SIGPLAN Notices, vol. 46, pp. 267-276, 2011.
16. I. El Hajj, J. Ǵomez-Luna, C. Li, L.-W. Chang, D. Milojicic, and W. mei Hwu, "KLAP: Kernel launch aggregation and promotion for optimizing dynamic parallelism, " in Proceedings of the 49th Annual IEEE/ACM International Symposium on Microarchitecture, 2016 (in press).
17. NVIDIA, "CUDA C best practices guide v. 7.0, " 2015.
18. L.-W. Chang, H.-S. Kim, and W.-m. Hwu, "DySel: Lightweight dynamic selection for kernelbased data-parallel programming model, " in Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 667-680, ACM, 2016.
19. "The Matrix Market." http://math.nist.gov/MatrixMarket/.
20. C. Lattner and V. Adve, "LLVM: A compilation framework for lifelong program analysis & transformation, " in Code Generation and Optimization, International Symposium on, pp. 75-86, 2004.
21. N. Bell and J. Hoberock, "Thrust: A productivity-oriented library for CUDA, " GPU Computing Gems Jade Edition, p. 359, 2011.
22. "Intel Math Kernel Library." http://software.intel.com/enus/articles/intel-mkl/.
23. NVIDIA, CUBLAS Library User Guide. NVIDIA, v7.0 ed., Oct. 2015.
24. NVIDIA, CUDA CUSPARSE Library, Aug. 2015.
25. S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing, " in Workload Characterization, 2009, IEEE International Symposium on, pp. 44-54, 2009.
26. Y. Dotsenko, N. K. Govindaraju, P.-P. Sloan, C. Boyd, and J. Manferdelli, "Fast scan algorithms on graphics processors, " in Proceedings of the 22Nd Annual International Conference on Supercomputing, pp. 205-213, 2008.
27. S. Yan, G. Long, and Y. Zhang, "StreamScan: Fast scan algorithms for GPUs without global barrier synchronization, " in Proceedings of the 18th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 229-238, 2013.
28. J. Ǵomez-Luna, L.-W. Chang, I.-J. Sung, W.-M. Hwu, and N. Guil, "Inplace data sliding algorithms for many-core architectures, " in Parallel Processing, 2015 44th International Conference on, pp. 210-219, IEEE, 2015.
29. J. Lai and A. Seznec, "Performance upper bound analysis and optimization of sgemm on Fermi and Kepler GPUs, " in Code Generation and Optimization, 2013 IEEE/ACM International Symposium on, pp. 1-10, 2013.
30. N. Bell and M. Garland, "Efficient sparse matrix-vector multiplication on CUDA, " NVIDIA Technical Report NVR-2008-004, NVIDIA Corporation, 2008.
31. A. Danalis, G. Marin, C. McCurdy, J. S. Meredith, P. C. Roth, K. Spafford, V. Tipparaju, and J. S. Vetter, "The scalable heterogeneous computing (SHOC) benchmark suite, " in Proceedings of the 3rd Workshop on General-Purpose Computation on Graphics Processing Units, pp. 63-74, 2010.
32. J. L. Greathouse and M. Daga, "Efficient sparse matrix-vector multiplication on GPUs using the CSR storage format, " in Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 769-780, IEEE, 2014.
33. S. Muralidharan, M. Garland, B. Catanzaro, A. Sidelnik, and M. Hall, "A collection-oriented programming model for performance portability, " in Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 263-264, 2015.
34. M. Steuwer, C. Fensch, S. Lindley, and C. Dubach, "Generating performance portable code using rewrite rules: from high-level functional expressions to high-performance OpenCL code, " in Proceedings of the 20th ACM SIGPLAN International Conference on Functional Programming, pp. 205-217, 2015.
35. S. Benkner, S. Pllana, J. L. Träf, P. Tsigas, U. Dolinsky, C. Augonnet, B. Bachmayer, C. Kessler, D. Moloney, and V. Osipov, "PEPPHER: Efficient and productive usage of hybrid computing systems, " IEEE Micro, vol. 31, no. 5, pp. 28-41, 2011.
36. U. Dastgeer, L. Li, and C. Kessler, "The PEPPHER composition tool: Performance-Aware dynamic composition of applications for GPU-based systems, " in High Performance Computing, Networking, Storage and Analysis, 2012 SC Companion:, pp. 711-720, 2012.
37. H. Lee, K. J. Brown, A. K. Sujeeth, T. Rompf, and K. Olukotun, "Locality-Aware mapping of nested parallel patterns on GPUs, " in Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, pp. 63-74, IEEE Computer Society, 2014.
38. C. Chen, J. Chame, and M. Hall, "CHiLL: A framework for composing high-level loop transformations, " tech. rep., 2008.
39. K. Goto and R. A. v. d. Geijn, "Anatomy of high-performance matrix multiplication, " ACM Transactions on Mathematical Software, vol. 34, pp. 12:1-12:25, May 2008.
40. D. Merrill, "CUB:kernel-level software reuse and library design, " in GPU Technology Conference Presentation, 2013.
41. A. K. Sujeeth, K. J. Brown, H. Lee, T. Rompf, H. Chafi, M. Odersky, and K. Olukotun, "Delite: A compiler architecture for performance-oriented embedded domain-specific languages, " ACM Trans. Embed. Comput. Syst., vol. 13, no. 4s, pp. 134:1-134:25, 2014.
42. T. Rompf and M. Odersky, "Lightweight modular staging: A pragmatic approach to runtime code generation and compiled DSLs, " in Proceedings of the Ninth International Conference on Generative Programming and Component Engineering, pp. 127-136, 2010.
43. P. M. Phothilimthana, J. Ansel, J. Ragan-Kelley, and S. Amarasinghe, "Portable performance on heterogeneous architectures, " in Proceedings of the Eighteenth International Conference on Architectural Support for Programming Languages and Operating Systems, vol. 48, pp. 431-444, ACM, 2013.