Dynamic buffer overflow detection for GPGPUs

CGO 2017 - Proceedings of the 2017 International Symposium on Code Generation and Optimization

Volumn , Issue , 2017, Pages 61-73

  Erb, Christopher ^a   Collins, Mike ^a   Greathouse, Joseph L ^a  

^a ADVANCED MICRO DEVICES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMS; BENCHMARKING; BUFFER STORAGE; CRIME; PROGRAM PROCESSORS;

BENCHMARK SUITES; BUFFER OVERFLOWS; COMMON SOURCE; DATA CORRUPTION; MEMORY BUFFERS; MEMORY SPACE; RUNTIME OVERHEADS; SECURITY PROBLEMS;

BUFFER AMPLIFIERS;

EID: 85015994987     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2017.7863729     Document Type: Conference Paper

References (76)

1. Advanced Micro Devices, Inc. AMD ComputeApps. https: //github.com/AMDComputeLibraries/ComputeApps.
2. Advanced Micro Devices, Inc. Asynchronous Shaders: Unlocking the Full Potential of the GPU. White Paper, 2015.
3. Advanced Micro Devices, Inc. AMD APP SDK OpenCL™ Optimization Guide, Rev. 1.0, August 2015.
4. J. Ahn, S. Hong, S. Yoo, O. Mutlu, and K. Choi. A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing. In Proc. of the Int'l Symp. on Computer Architecture (ISCA), 2015.
5. K. Aingaran, S. Jairath, and D. Lutz. Software in Silicon in the Oracle SPARC M7 Processor. Presented at Hot Chips, 2016.
6. Aleph One. Smashing the Stack for Fun and Profit. Phrack, 49(14), 1996.
7. J. P. Anderson. Computer Security Technology Planning Study. Technical Report ESD-TR-73-51, U.S. Air Force Electronic Systems Division, Oct. 1972.
8. G. Andryeyev. OpenCL withAMDFirePro W9100. Presented at Toronto SIGGRAPH. http://toronto.siggraph.org/ wp-content/uploads/2015/05/uoft-ocl.pdf, May 2015. Accessed: 2016-12-02.
9. P. Arkitidis, M. Costa, M. Castro, and S. Hand. Baggy Bounds Checking: An Efficient and Backwards-Compatible Defense against Out-of-Bounds Errors. In Proc. of the USENIX Security Symp., 2009.
10. H. Aygun. Speicher-Debugging mit DUMA. Programmieren unter Linux, 1(1):74-78, 2005.
11. T. M. Baumann and J. Gracia. Cudagrind: Memory-Usage Checking for CUDA. In Proc. of the Int'l Workshop on Parallel Tools for High Performance Computing, 2014.
12. E. D. Berger and B. G. Zorn. DieHard: Probabilistic Memory Safety for Unsafe Languages. In Proc. of the Conf. on Programming Language Design and Implementation (PLDI), 2007.
13. N. Brookwood. Everything You Always Wanted to Know About HSA But Were Afraid to Ask. White Paper, October 2013.
14. D. Bruening and Q. Zhao. Practical Memory Checking with Dr. Memory. In Proc. of the Int'l Symp. on Code Generation and Optimization (CGO), 2011.
15. S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: A Benchmark Suite for Heterogeneous Computing. In Proc. of the IEEE Int'l Symp. on Workload Characterization (IISWC), 2009.
16. S. Che, B. M. Beckmann, S. K. Reinhardt, and K. Skadron. Pannotia: Understanding Irregular GPGPU Graph Applications. In Proc. of the IEEE Int'l Symp. on Workload Characterization (IISWC), 2013.
17. T. Chen, Z. Du, N. Sun, J. Wang, C. Wu, Y. Chen, and O. Temam. DianNao: A Small-Footprint High-Throughput Accelerator for Ubiquitous Machine-Learning. In Proc. of the Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2014.
18. J. Clemons, A. Pellegrini, S. Savarese, and T. Austin. EVA: An Efficient Vision Architecture for Mobile Systems. In Proc. of the Int'l Conf. on Compilers, Architectures and Synthesis for Embedded Systems (CASES), 2013.
19. L. Codrescu. Qualcomm Hexagon DSP: An Architecture Optimized for Mobile Multimedia and Communications. Presented at Hot Chips, 2013.
20. J. Coombs and R. Prabhu. OpenCV on TI's DSP+ARM® Platforms: Mitigating the Challenges of Porting OpenCV to Embedded Platforms. Texas Instruments White Paper, 2011.
21. C. Cowan, C. Pu, D. Maier, J. Walpole, P. Bakke, S. Beattie, A. Grier, P. Wagle, and Q. Zhang. StackGuard: Automatic Adaptive Detection and Prevention of Buffer-Overflow Attacks. In Proc. of the USENIX Security Symposium, 1998.
22. A. Danalis, G. Marin, C. McCurdy, J. S. Meredith, P. C. Roth, K. Spafford, V. Tipparaju, and J. S. Vetter. The Scalable Heterogeneous Computing (SHOC) Benchmark Suite. In Proc. of the Workshop on General-Purpose Computation on Graphics Processing Units (GPGPU), 2010.
23. T. Deakin and S. McIntosh-Smith. GPU-STREAM: Benchmarking the Achievable Memory Bandwidth of Graphics Processing Units. In Poster Session at the Int'l Conf. on High Performance Computing, Networking, Storage and Analysis (SC), 2015.
24. T. Deakin, S. McIntosh-Smith, and W. Gaudin. Expressing Parallelism on Many-Core for Deterministic Discrete Ordinates Transport. In Proc. of the Int'l Conf. on Cluster Computing (CLUSTER), 2015.
25. J. Devietti, C. Blundell, M. M. K. Martin, and S. Zdancewic. HardBound: Architectural Support for Spatial Safety of the C Programming Language. In Proc. of the Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2008.
26. B. Di, J. Sun, and H. Chen. A Study of Overflow Vulnerabilities on GPUs. In Proc. of the Int'l Conf. on Network and Parallel Computing (NPC), 2016.
27. M. Ditty, J. Montrym, and C. Wittenbrink. Nvidia's Tegra K1 System-on-Chip. Presented at Hot Chips, 2014.
28. J. Doweck and W. Kao. Inside 6th Generation Intel® Core™: New Microarchitecture Code Named Skylake. Presented at Hot Chips, 2016.
29. F. C. Eigler. Mudflap: Pointer Use Checking for C/C++. In GCC Developers Summit, 2003.
30. M. Elteir, H. Lin, W. Feng, and T. Scogland. StreamMR: An Optimized MapReduce Framework for AMD GPUs. In Proc. of the Int'l. Conf. on Parallel and Distributed Systems (ICPADS), 2011.
31. N. Farooqui, A. Kerr, G. Diamos, S. Yalamanchili, and K. Schwan. A Framework for Dynamically Instrumenting GPU Compute Applications within GPU Ocelot. In Proc. of the Workshop on General-Purpose Computation on Graphics Processing Units (GPGPU), 2011.
32. W. Feng, H. Lin, T. Scogland, and J. Zhang. OpenCL and the 13 Dwarfs: A Work in Progress. In Proc. of the Int'l Conf. on Performance Engineering (ICPE), 2012.
33. J. N. Ferguson. Understanding the Heap By Breaking It. In Black Hat USA, 2007.
34. G. Gerfin and V. Venkataraman. Debugging Experience with CUDA-GDB and CUDA-MEMCHECK. Presented at GPU Technology Conference (GTC), 2012.
35. S. Grauer-Gray, L. Xu, R. Searles, S. Ayalasomayajula, and J. Cavazos. Auto-tuning a High-Level Language to GPU Codes. In Proc. of Innovative Parallel Computing (InPar), 2012.
36. S. Grauer-Gray, W. Killian, R. Searles, and J. Cavazos. Accelerating Financial Applications on the GPU. In Proc. of the Workshop on General-Purpose Computation on Graphics Processing Units (GPGPU), 2013.
37. I. E. Hajj, J. Gómez-Luna, C. Li, L.-W. Chang, D. Milojicic, andW. Hwu. KLAP: Kernel Launch Aggregation and Promotion for Optimizing Dynamic Parallelism. In Proc. of the Int'l. Symp. on Microarchitecture (MICRO), 2016.
38. M. Harris. CUDA 8 and Beyond. Presented at the GPU Technology Conf., 2016.
39. N. Hasabnis, A. Misra, and R. Sekar. Light-weight Bounds Checking. In Proc. of the Int'l Symp. on Code Generation and Optimization (CGO), 2012.
40. HSA Foundation. Heterogeneous System Architecture. http://www.hsafoundation.com/. Accessed: 2016-12-02.
41. Intel Corp. Introduction to Intel® Memory Protection Extensions. Technical report, 2013. Accessed: 2016-12-02.
42. Intel Corp. Intel® Inspector 2017. https://software. intel.com/en-us/intel-inspector-xe, 2016. Accessed: 2016-12-02.
43. S. Jones. Introduction to Dynamic Parallelism. Presented at GPU Technology Conference (GTC), 2012.
44. Khronos Group. WebCL Validator. https://github.com/ KhronosGroup/webcl-validator, 2014. Accessed: 2016-12-02.
45. A. Krennmair. ContraPolice: a libc Extension for Protecting Applications from Heap-Smashing Attacks. http:// synflood.at/tmp/website/doc/cp.pdf, 2003.
46. G. Krishnan, D. Bouvier, L. Zhang, and P. Dongara. Energy Efficient Graphics and Multimedia in 28nm Carrizo APU. Presented at Hot Chips, 2015.
47. M. Larabel and M. Tippett. Phoronix Test Suite. http: //www.phoronix-test-suite.com/. Accessed: 2016-12-02.
48. M. Lepisto and R. Ylimaki. WebCL Memory Protection: Source-to-Source Instrumentation. http: //learningwebcl.com/wp-content/uploads/2013/ 11/WebCLMemoryProtection.pdf, 2013. Accessed: 2016-12-02.
49. B. T. Lewis. Performance and Programmability Trade-offs in the OpenCL 2.0 SVM and Memory Model. Presented at the Workshop on Determinism and Correctness in Parallel Programming (WoDET), 2014.
50. V. B. Lvin, G. Novark, E. D. Berger, and B. G. Zorn. Archipelago: Trading Address Space for Reliability and Security. In Proc. of the Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2008.
51. A. C. Mallinson, D. A. Beckingsale,W. P. Gaudin, J. A. Herdman, J. M. Levesque, and S. A. Jarvis. Cloverleaf: Preparing hydrodynamics codes for exascale. The Cray User Group, 2013.
52. C. Margiolas and M. F. P. O'Boyle. Portable and Transparent Host-Device Communication Optimization for GPGPU Environments. In Proc. of the Int'l Symp. on Code Generation and Optimization (CGO), 2014.
53. H. Meer. Memory Corruption Attacks: The (almost) Complete History. In Black Hat USA, 2010.
54. A. Miele. Buffer Overflow Vulnerabilities in CUDA: A Preliminary Analysis. Journal of Computer Virology and Hacking Techniques, 12(2):113-120, May 2016.
55. S. Mukherjee, X. Gong, L. Yu, C. McCardwell, Y. Ukidave, T. Dao, F. N. Paravecino, , and D. Kaeli. Exploring the Features of OpenCL 2.0. In Proc. of the Int'l Workshop on OpenCL (IWOCL), 2015.
56. T. Mytkowicz, A. Diwan, M. Hauswirth, and P. F. Sweeney. Producing Wrong Data Without Doing Anything Obviously Wrong! In Proc. of the Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2009.
57. S. Nagarakatte, J. Zhao, M. M. K. Martin, and S. Zdancewic. SoftBound: Highly Compatible and Complete Spatial Memory Safety for C. In Proc. of the Conf. on Programming Language Design and Implementation (PLDI), 2009.
58. N. Nethercote and J. Seward. Valgrind: A Framework for Heavyweight Dynamic Binary Instrumentation. In Proc. of the Conf. on Programming Language Design and Implementation (PLDI), 2007.
59. K. Pattabiraman, V. Grover, and B. G. Zorn. Samurai: Protecting Critical Data in Unsafe Languages. In Proc. of the European Conf. on Computer Systems (EuroSys), 2008.
60. B. Perens. Electric Fence. http://linux.die.net/man/ 3/efence, 1987. Accessed: 2016-12-02.
61. J. Price and S. McIntosh-Smith. Oclgrind: An Extensible OpenCL Device Simulator. In Proc. of the Int'l Workshop on OpenCL (IWOCL), 2015.
62. K. Pulo. Fun with LD PRELOAD. Presented at linux.conf.au, 2009.
63. A. Putnam, A. M. Caulfield, E. S. Chung, D. Chiou, K. Constantinides, J. Demme, H. Esmaeilzadeh, J. Fowers, G. P. Gopal, J. Gray, M. Haselman, S. Hauck, S. Heil, A. Hormati, J.-Y. Kim, S. Lanka, J. Larus, E. Peterson, S. Pope, A. Smith, J. Thong, P. Y. Xiao, and D. Burger. A Reconfigurable Fabric for Accelerating Large-Scale Datacenter Services. In Proc. of the Int'l Symp. on Computer Architecture (ISCA), 2014.
64. P. Raghavendra. OpenCL™ 2.0: Device Enqueue and Workgroup Built-in Functions. http: //developer.amd.com/community/blog/2014/11/ 17/opencl-2-0-device-enqueue/. Accessed: 2016-12-02.
65. W. Robertson, C. Kruegel, D. Mutz, and F. Valeur. Run-time Detection of Heap-based Overflows. In Proc. of the Large Installation Systems Administration Conf. (LISA), 2003.
66. K. Rupp, F. Rudolf, and J. Weinbub. ViennaCL-A High Level Linear Algebra Library for GPUs and Multi-Core CPUs. In Int'l Workshop on GPUs and Scientific Applications (GPUScA), 2010.
67. S. Seo, G. Jo, and J. Lee. Performance Characterization of the NAS Parallel Benchmarks in OpenCL. In Proc. of the IEEE Int'l Symp. on Workload Characterization (IISWC), 2011.
68. K. Serebryany, D. Bruening, A. Potapenko, and D. Vyukov. AddressSanitizer: A Fast Address Sanity Checker. In Proc. of the USENIX Annual Technical Conference (USENIX ATC), 2012.
69. J. Seward and N. Nethercote. Using Valgrind to Detect Undefined Value Errors with Bit-Precision. In Proc. of the USENIX Annual Technical Conference (USENIX ATC), 2005.
70. R. Smith. HSA Foundation Update: More HSA Hardware Coming Soon. http://www.anandtech.com/show/9690/, Oct. 2015. Accessed: 2016-12-02.
71. M. Stephenson, S. K. S. Hari, Y. Lee, E. Ebrahimi, D. R. Johnson, D. Nellans, M. O'Connor, and S. W. Keckler. Flexible Software Profiling of GPU Architectures. In Proc. of the Int'l Symp. on Computer Architecture (ISCA), 2015.
72. J. A. Stratton, C. Rodrigues, I.-J. Sung, N. Obeid, L.-W. Chang, N. Anssari, G. D. Liu, and W. W. Hwu. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. Technical Report IMPACT-12-01, University of Illinois at Urbana-Champaign, March 2012.
73. J. Vesely, A. Basu, M. Oskin, G. Loh, and A. Bhattacharjee. Observations and Opportunities in Architecting Shared Virtual Memory for Heterogeneous Systems. In Proc. of the Int'l Symp. on Performance Analysis of Systems and Software (ISPASS), 2016.
74. G. Watson. Dmalloc-Debug Malloc Library. http:// dmalloc.com/, 1992. Accessed: 2016-12-02.
75. C. Willems, T. Holz, and F. Freiling. Toward Automated Dynamic Malware Analysis Using CWSandbox. IEEE Security and Privacy, 5(2):32-39, March-April 2007.
76. L. Wu, A. Lottarini, T. K. Paine, M. A. Kim, and K. A. Ross. Q100: The Architecture and Design of a Database Processing Unit. In Proc. of the Int'l Conf. on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2014.