Efficient Thread Mapping for Heterogeneous Multicore IoT Systems

Mobile Information Systems

Volumn 2017, Issue , 2017, Pages

  Birhanu, Thomas Mezmur ^a   Li, Zhetao ^b   Sekiya, Hiroo ^c   Komuro, Nobuyoshi ^c   Choi, Young June ^a  

^a Ajou University   (South Korea)

^b XIANGTAN UNIVERSITY   (China)

^c CHIBA UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER OPERATING SYSTEMS; CONFORMAL MAPPING; INTERNET OF THINGS; SCHEDULING;

CPU UTILIZATION; HETEROGENEOUS ARCHITECTURES; HETEROGENEOUS MULTICORE; LINUX SYSTEMS; MAPPING ALGORITHMS; MULTI-CORE SYSTEMS; THREAD SCHEDULING; TIME COMPLEXITY;

MAPPING;

EID: 85015716771     PISSN: 1574017X     EISSN: 1875905X     Source Type: Journal    
DOI: 10.1155/2017/3021565     Document Type: Article

References (31)

1. P. Greenhalgh, Big. Little Processing with ARM Cortex-A15 & Cortex A7, White Paper, ARM, Boston, Mass, USA, 2011.
2. R. Kumar, K. I. Farkas, N. P. Jouppi, P. Ranganathan, and D. M. Tullsen, "Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction, " in Proceedings of the 36th International Symposium onMicroarchitecture (MICRO '03), pp. 81-92, IEEE, San Diego, Calif, USA, December 2003.
3. S. Kim, H. Kim, J. Kim, J. Lee, and E. Seo, "Empirical analysis of powermanagement schemes formulti-core smartphones, " in Proceedings of the 7th International Conference on Ubiquitous Information Management and Communication (ICUIMC '13), Kota Kinabalu, Malaysia, January 2013.
4. K. Asanovic, R. Bodik, B. Catanzaro, J. Gebis, and P. Husbands, "The landscape of parallel computing research, " A View from Berkeley. UC Berkeley Technical Report/Electrical Engineering and Computer Sciences 2006-183, 2006.
5. S. Borkar, "Thousand core chips-a technology perspective, " in Proceedings of the 44th ACM/IEEE Design Automation Conference (DAC '07), pp. 746-749, June 2007.
6. S. Smith, "Many-core operating systems, " in Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture, in conjunction with ISCA-34, Keynote Speech, 2007.
7. Q. Han, M. Fan, O. Bai, S. Ren, and G. Quan, "Temperatureconstrained feasibility analysis for multicore scheduling, " IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 35, no. 12, pp. 2082-2092, 2016.
8. G. Yao, R. Pellizzoni, S. Bak, H. Yun, and M. Caccamo, "Global real-time memory-centric scheduling for multicore systems, " Institute of Electrical and Electronics Engineers. Transactions on Computers, vol. 65, no. 9, pp. 2739-2751, 2016.
9. L. He, H. Zhu, and S. A. Jarvis, "Developing graph-based coscheduling algorithms on multicore computers, " IEEE Transactions on Parallel and Distributed Systems, vol. 27, no. 6, pp. 1617-1632, 2016.
10. F. Bodin and S. Bihan, "Heterogeneous multicore parallel programming for graphics processing units, " Scientific Programming, vol. 17, no. 4, pp. 325-335, 2009.
11. C.-K. Luk, S. Hong, and H. Kim, "Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping, " in Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, Micro-42, pp. 45-55, New York, NY, USA, December 2009.
12. https://www. kernel. org/doc/Documentation/scheduler/scheddesign-CFS. Txt.
13. D. Koufaty, D. Reddy, and S. Hahn, "Bias scheduling in heterogeneous multi-core architectures, " in Proceedings of the 5th ACM EuroSys Conference on Computer Systems (EuroSys '10), pp. 125-138, ACM, Paris, France, April 2010.
14. D. Shelepov, J. C. S. Alcaide, S. Jeffery et al., "HASS: a scheduler for heterogeneous multicore systems, " ACM SIGOPS Operating Systems Review, vol. 43, no. 2, pp. 66-75, 2009.
15. J. Chen and L. K. John, "Efficient program scheduling for heterogeneousmulti-core processors, " in Proceedings of the 46th ACM/IEEE Design Automation Conference (-DAC '09), pp. 927-930, July 2009.
16. J. Liu, P. H. Chou, N. Bagherzadeh, and F. Kurdahi, "Poweraware scheduling under timing constraints for mission-critical embedded systems, " in Proceedings of the 38th Design Automation Conference, pp. 840-845, Las Vegas, Nev, USA, June 2001.
17. M. Ruggiero, A. Guerri, and D. Bertozzi, "Communication aware systems-on-chip allocation and scheduling framework for stream-oriented multiprocessor, " DATE pp 3-8, April 2006.
18. J. Chen and L. K. John, "Energy-aware application scheduling on a heterogeneous multi-core system, " in Proceedings of the IEEE International Symposium on Workload Characterization (IISWC '08), pp. 5-13, IEEE, Seattle, Wash, USA, September 2008.
19. D. P. Gulati, C. Kim, S. Sethumadhavan, S. W. Keckler, and D. Burger, "Multitasking workload scheduling on flexible-core chip multiprocessors, " in Proceedings of the 17th International Conference on ParallelArchitectures and Compilation Techniques (PACT '08), pp. 187-196, Toronto, Canada, October 2008.
20. M. Becchi and P. Crowley, "Dynamic thread assignment on heterogeneous multiprocessor architectures, " in Proceedings of the 3rd Conference on Computing Frontiers (CF '06), pp. 29-39, ACM, Ischia, Italy, May 2006.
21. D. Koufaty, D. Reddy, and S. Hahn, "Core architecture optimization for heterogeneous chip multiprocessors, " in Proceedings of the 5th European Conference on Computer Systems (EuroSys '10), pp. 125-138, Paris, France, April 2010.
22. H. Oh and S. Ha, "A static scheduling heuristic for heterogeneous processors, " in Euro-Par'96 Parallel Processing, vol. 1124of LectureNotes in Computer Science, pp. 573-577, Springer, Berlin, Germany, 1996.
23. G. Liu, J. Park, and D. Marculescu, "Dynamic thread mapping for high-performance, power-efficient heterogeneous manycore systems, " in Proceedings of the IEEE 31st International Conference on Computer Design (ICCD '13), pp. 54-61, October 2013.
24. R. A. Jain and D. V. Padole, "Scalable and flexible heterogeneous multi-core system, " International Journal of Advanced Computer Science and Applications, vol. 3, no. 12, pp. 174-179, 2012.
25. R. Kumar, D. M. Tullsen, and N. P. Jouppi, "Core architecture optimization for heterogeneous chip multiprocessors, " in Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques (PACT '06), pp. 23-32, ACM, Seattle, Wash, USA, September 2006.
26. T. Constantinou, Y. Sazeides, P. Michaud, D. Fetis, and A. Seznec, "Performance implications of single thread migration on a chip multicore, " ACM SIGARCH Computer Architecture News, vol. 33, no. 4, pp. 80-91, 2005.
27. K. VanCraeynest, A. Jaleel, L. Eeckhout, P. Narvaez, andJ. Emer, "Scheduling heterogeneous multi-cores through performance impact estimation (PIE), " in Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA '12), pp. 213-224, IEEE, Portland, Ore, USA, June 2012.
28. T. Li, D. Baumberger, D. A. Koufaty, and S. Hahn, "Efficient operating system scheduling for performance-asymmetric multi-core architectures, " in Proceedings of the ACM/IEEE Conference on Supercomputing (SC '07), November 2007.
29. E. K. Ardestani and J. Renau, "ESESC: A fast multicore simulator using Time-Based Sampling, " in Proceedings of the 19th IEEE International Symposium on High Performance Computer Architecture (HPCA '13), Shenzhen, China, February 2013.
30. C. Bienia, S. Kumar, J. P. Singh, and K. Li, "The PARSECbenchmark suite: characterization and architectural implications, " in Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT '08), pp. 72-81, October 2008.
31. F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, "Synthesis of application-specific heterogeneous multiprocessor architectures using extensible processors, " in Proceedings of the 18th International Conference on VLSI Design, Kolkata, India, January 2005.