Heterogeneous multicore parallel programming for graphics processing units

Scientific Programming

Volumn 17, Issue 4, 2009, Pages 325-335

  Bodin, Francois ^a   Bihan, Stephane ^a  

^a CAPS Entreprise   (France)

Author keywords

Compiler; GPUs; Heterogeneous programming; Runtime

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER GRAPHICS; COMPUTER HARDWARE; GRAPHICS PROCESSING UNIT; HARDWARE; PARALLEL PROGRAMMING; PROGRAM COMPILERS; PROGRAM PROCESSORS; SOFTWARE ARCHITECTURE;

COMPILER; GPUS; HETEROGENEOUS HARDWARE; HETEROGENEOUS MULTICORE; HETEROGENEOUS PROGRAMMING; MULTICORE ARCHITECTURES; PEAK PERFORMANCE; RUNTIMES;

MULTICORE PROGRAMMING;

EID: 74549119494     PISSN: 10589244     EISSN: None     Source Type: Journal    
DOI: 10.3233/SPR-2009-0292     Document Type: Article

References (18)

1. Brook+ sc07 bof session, amd, http://ati.amd.com/technology/ streamcomputing/amd-brookplus.pdf.
2. Brookgpu research project at the Stanford university, http://graphics.stanford.edu/projects/brookgpu/.
3. Download cuda, http://developer.nvidia.com/object/cuda.htm.
4. General-purpose computation using graphics hardware, http://www.gpgpu. org/.
5. Pgi fortran & c accelerator programming model, http://www.pgroup.com/ lit/pgi-whitepaper-accpre.pdf.
6. Rapidmind corp. home page, http://www.rapidmind.net/.
7. Sh: A high-level metaprogramming language for modern gpus, http://libsh.org/.
8. A. Ghuloum, T. Smith, G.Wu, X. Zhou, J. Fang, P. Guo, B. So, M. Rajagopalan, Y. Chen and B. Chen, Future-proof data parallel algorithms and software on intelĺ multi-core architecture, Technical report, Intel Technology Journal.
9. G.M. Amdahl, Validity of the single processor approach to achieving large scale computing capabilities, in: Proc. AFIPS, Vol.30, AFIPS Press, Reston, VA, 1967, pp. 483-485.
10. N. Galoppo, N.K. Govindaraju, M. Henson and D. Manocha, Lu-gpu: Efficient algorithms for solving dense linear systems on graphics hardware, in: SC'05: Proceedings of the 2005 ACM/IEEE conference on Supercomputing, IEEE Computer Society, Washington, DC, 2005, p. 3.
11. A.K. Jain, Fundamentals of Digital Image Processing, Prentice Hall, Englewood Cliffs, NJ, 1989.
12. E.S. Larsen and D. McAllister, Fast matrix multiplies using graphics hardware, in: Supercomputing'01: Proceedings of the2001 ACM/IEEE conference on Supercomputing (CDROM), ACM, New York, NY, 2001, p. 55.
13. W.R. Mark, R.S. Glanville, K. Akeley and M.J. Kilgard, Cg: A system for programming graphics hardware in a c-like language, in: SIGGRAPH'03: ACM SIGGRAPH 2003 Papers, ACM, New York, NY, 2003, pp. 896-907.
14. G.E. Moore, Cramming more components onto integrated circuits, Electronics 38(8) (1965), 114-117.
15. OpenGL, D. Shreiner, M. Woo, J. Neider and T. Davis, OpenGL(R) Programming Guide: The Official Guide to Learning OpenGL(R), Version 2 (5th Edition), Addison-Wesley, Reading, MA, August 2005.
16. J.D. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Kruger, A.E. Lefohn and T.J. Purcell, A survey of general-purpose computation on graphics hardware, Computer Graphics Forum 26(1) (2007), 80-113.
17. M. Strengert, C. Müller, C. Dachsbacher and T. Ertl, CUDASA: Compute unified device and systems architecture, in: Proc. Eurographics Symposium on Parallel Graphics and Visualization (EGPGV08), Eurographics Association, 2008, pp. 49-56.
18. V. Volkov and J. Demmel, Lu, qr and Cholesky factorizations using vector capabilities of gpus, Technical Report No. UCB/EECS-2008-2049, Electrical Engineering and Computer Sciences, University of California at Berkeley, 2008.