Designing leading zeros anticipatory logic based on production rules

IEEE International Symposium on Semiconductor Manufacturing Conference Proceedings

Volumn 2, Issue , 2003, Pages 1260-1264

  Sun, Haiping ^a   He, Wei ^a   Gao, Minglun ^a  

^a HEFEI UNIVERSITY OF TECHNOLOGY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL ARITHMETIC;

FLOATING POINTS; FLOATING-POINT COMPUTATION; HARDWARE COMPLEXITY; LOGIC COMPLEXITY; POTENTIAL ERRORS; PRODUCTION RULES;

COMPUTER CIRCUITS;

EID: 85008046319     PISSN: 1523553X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASIC.2003.1277444     Document Type: Conference Paper

References (19)

1. V.G. Oklobdzija, "An Implementation Algorithm and Design of a Novel Leading Zero Detector Circuit," Proceedings of 26th Asimotar Conference on Signal, Systems and Computers, vol. 1, pp. 391-395, 1992.
2. V.G. Oklobdzija, "Algorithmic Design of a Hierarchical and Modulator Leading Zero Detector Circuit," Electronics Letters, vol. 29, no. 3, pp. 283-284, 1993.
3. V.G. Oklobdzija, "A Hierarchical and Modular Circuit Implementing Leading.Zero Detector for a High Performance Floating-Point Processor," Proceedings of the 5th International Symposium on 1C Technology, Systems,andApplications,1993.
4. V.G. Oklobdzija, "An Algorithmic and Novel Design of a Leading Zero Detector Circuit: Comparison with Logic Synthesis," IEEE Transactions on VLSI Systems, vol. 2, no. 1, pp. 124-128,1994.
5. D. Greenley et al., "UltraSparc: The Next Generation Superscalar 64-bit Sparc," Proceedings of COMPCON'95, pp. 442-451, 1995
6. :358-359.1996.
7. R.K. Montoye, E. Hokenek, and S.L. Runyon, "Design of the IBM RISC System/6000 Floating-Point Execution Unit," IBM Journal of- Research and Development, vol. 34, no. 1, pp. 59-70, 1990.
8. N. Quach and. M.J. Flynn,. "Design and Implementation, of the SNAP Floating Pointer Adder," Technical Report.CSL-TR-91-501,.'Stanford University,. 1991.
9. S.F. Oberman,,H.Al-Twaijry, and M.J. Flynn,."The SNAP Project: Design of Floating-Point Arithmetic Units," Proceedings of 13th IEEE Symposium on Computer Arithmetic, pp. 156-165, 1997.
10. H. Suzuki, H. Morinaka, H. Makino, Y. Nakase,-K. Mashiko, and T. Sumi, "Leading-Zero Anticipatory Logic for High Speed Floating Point Addition," IEEE. Journal of Solid-Stale Circuits, vol. 31, no. 8, pp. 1157-1164, 1996..
11. E. Hokenek, R. Montoye, and P. Cook, "Second-Generation RISC Floating Point with Multiply-Add Fused," IEEE Journal of Solid-State Circuits, vol. 25, no.5, pp. 1207-1213, 1990.
12. H. Suzuki. Y. Nakase, H. Makino, H. Morinaka, and K. Mashiko, "Leading-Zero Anticipatory Logic for High-Speed Floating Point Addition," Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, pp. 589-592,1996.
13. E. Hokenek, and R.K. Montoye, "Leading-Zero Anticipator (LZA) in the IBM RISC System/6000 Floating-Point Execution Unit," IBM Journal of Research and Development, vol. 25, no. 5, pp. 71-77, 1990.
14. N. Quach, and M.J. Flynn, "Leading-One Prediction: Implementation, Generalization and Application," Technical Report CSL-TR-91-463, Stanford University, 1991.
15. K.T. Lee, and K.J. Nowka, "1GHz Leading Zero Anticipator Using Independent Sign-Bit Determination Logic," Symposium on VLSI Circuits 2000, pp. 194-195, 2000.
16. J.D. Bruguera, and T.. Lang, "Leading-One Predication with Concurrent Position Correction," IEEE Transactions on Computers, vol. 48, no. 10, pp. 1083-1097, 1999.
17. T.Y. Chang, J.R. Huang, and S.S. Yang, "Leading-Zero Anticipatory Logics for Fast Floating Addition with Carry Propagation Signal,"'Proceedings of 40th Midwest Symposium on Circuits and Systems, vol. 1, pp. 385-388, 1997.
18. G. Gerwig, and M. Kroener, "Floating-Point Unit in Standard Cell Design with 116. Bit Wide Dataflow," Proceedings of 14th IEEE Symposium on Computer Arithmetic, pp. 266-273, 1999.
19. ANSI, and IEEE, "IEEE Standard for Binary Floating-Point Arithmetic," ANSI/IEEE Standard, std. 754-1985, 1985.