A 20 mW 3.24 mm2Fully Integrated GPS Radio for Location Based Services

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 3, 2007, Pages 602-612

  Torre, Valentina Della ^a   Conta, Matteo ^a   Chokkalingam, Ramesh ^a   Cusmai, Giuseppe ^b   Svelto, Francesco ^b   Rossi, Paolo ^b  

^a GloNav ^*  (United Kingdom)

^b UNIVERSITY OF PAVIA   (Italy)

Author keywords

Assisted GPS; cellular; CMOS; direct conversion; GPS; GSM; wireless receiver

Indexed keywords

EID: 85008020109     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.2006.891723     Document Type: Article

References (15)

1. R. Bryant, “Assisted GPS: using cellular telephone networks for GPS anywhere,” GPS World, May 2005.
2. 2 fully integrated GPS radio for cell-phones,” in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 474–475.
3. F. Behbahani, H. Firouzkouhi, R. Chokkalingam, S. Delshadpour, A. Kheirkhahi, M. Nariman, M. Conta, and S. Bhatia, “A fully integrated low-IF CMOS GPS radio with on-chip analog image rejection,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1721–1727, Dec. 2002.
4. D. Sahu, A. Das, Y. Darwhekar, S. Ganesan, G. Rajendran, R. Kumar, B. G. Chandrashekar, A. Ghosh, A. Gaurav, T. Krishnaswamy, A. Goyal, S. Bhagavatheeswaran, K. M. Low, N. Yanduru, S. Dhamankar, and S. Venkatraman, “A 90 nm CMOS single chip GPS receiver with 5 dBm out-of-band IIP3 2 dB NF,” in IEEE ISSCC Dig. Tech. Papers, 2005, pp. 308–309.
5. 2 radio,” IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 540–551, Mar. 2006.
6. D. K. Shaeffer, A. R. Shahani, S. S. Mohan, H. Samavati, H. R. Rategh, M. del Mar Hershenson, X. Min, C. P. Yue, D. J. Eddleman, and T. H. Lee, “A 115-mW, 0.5-μm CMOS GPS receiver with wide dynamic-range active filters,” IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2219–2231, Dec. 1998.
7. P. Rossi, A. Liscidini, M. Brandolini, and F. Svelto, “A variable gain RF front-end, based on a voltage-voltage feedback LNA, for multistandard applications,” IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 690–697, Mar. 2005.
8. M. Valla, G. Montagna, R. Castello, R. Tonietto, and I. Bietti, “A 72-mW CMOS 802.11a direct conversion front-end with 3.5-dB NF and 200-kHz 1/f noise corner,” IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 970–977, Apr. 2005.
9. J. Crols and M. S. J. Steyaert, “Low-IF topologies for high-performance analog front ends of fully integrated receivers,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 3, pp. 269–282, Mar. 1998.
10. R. Aparicio and A. Hajimiri, “A noise-shifting differential Colpitts VCO,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1728–1736, Dec. 2002.
11. E. Hegazi, H. Sjoland, and A. A. Abidi, “A filtering technique to lower LC oscillator phase noise,” IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921–1930, Dec. 2001.
12. K. Shu, E. Sanchez-Sinencio, F. Maloberti, and U. Eduri, “A comparative study of digital SD modulators for fractional-N synthesis,” in Proc. 8th IEEE Int. Conf. Electronics, Circuits and Systems, 2001, vol. 3, pp. 1391–1394.
13. W. Rhee, “Design of high-performance CMOS charge pumps in phase-locked loops,” in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1999, vol. 2, pp. 545–548.
14. E. Temporiti, G. Albasini, I. Bietti, R. Castello, and M. Colombo, “A 700-kHz bandwidth SD fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications,” IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1446–1454, Sep. 2004.
15. T. Kadoyama, N. Suzuki, N. Sasho, H. Iizuka, I. Nagase, H. Usukubo, and M. Katakura, “A complete single-chip GPS receiver with 1.6-V 24-mW radio in 0.18 μm CMOS,” IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 562–568, Apr. 2004.