-
5
-
-
84995365840
-
Evaluation of cache partitioning for hard real-time systems
-
S. Altmeyer et al. Evaluation of cache partitioning for hard real-time systems. In ECRTS, 2014.
-
(2014)
ECRTS
-
-
Altmeyer, S.1
-
6
-
-
21644433634
-
Xen and the art of virtualization
-
P. Barham et al. Xen and the art of virtualization. ACM SIGOPS Operating Systems Review, 37(5):164-177, 2003.
-
(2003)
ACM SIGOPS Operating Systems Review
, vol.37
, Issue.5
, pp. 164-177
-
-
Barham, P.1
-
8
-
-
0033342926
-
New results on fixed priority aperiodic servers
-
G. Bernat and A. Burns. New results on fixed priority aperiodic servers. In RTSS, 1999.
-
(1999)
RTSS
-
-
Bernat, G.1
Burns, A.2
-
9
-
-
63549095070
-
The PARSEC benchmark suite: Characterization and architectural implications
-
C. Bienia et al. The PARSEC benchmark suite: Characterization and architectural implications. In PACT, 2008.
-
(2008)
PACT
-
-
Bienia, C.1
-
10
-
-
53549130720
-
Impact of cache partitioning on multi-tasking real time embedded systems
-
B. D. Bui et al. Impact of cache partitioning on multi-tasking real time embedded systems. In RTCSA, 2008.
-
(2008)
RTCSA
-
-
Bui, B.D.1
-
11
-
-
0003652994
-
Hybrid instruction cache partitioning for preemptive real-time systems
-
J. Busquets-Mataix et al. Hybrid instruction cache partitioning for preemptive real-time systems. In ECRTS, 1997.
-
(1997)
ECRTS
-
-
Busquets-Mataix, J.1
-
12
-
-
84879369687
-
Hierarchical fixed priority pre-emptive scheduling
-
R. I. Davis and A. Burns. Hierarchical fixed priority pre-emptive scheduling. In RTSS, 2005.
-
(2005)
RTSS
-
-
Davis, R.I.1
Burns, A.2
-
13
-
-
84979265882
-
4th generation Intel Core processor, codenamed Haswell
-
P. Hammarlund et al. 4th generation Intel Core processor, codenamed Haswell. In Hot Chips (HC25), 2013.
-
(2013)
Hot Chips (HC25)
-
-
Hammarlund, P.1
-
14
-
-
0022796618
-
Finding response times in a real-time system
-
M. Joseph and P. K. Pandya. Finding response times in a real-time system. Comput. J., 29(5):390-395, 1986.
-
(1986)
Comput. J.
, vol.29
, Issue.5
, pp. 390-395
-
-
Joseph, M.1
Pandya, P.K.2
-
15
-
-
84937542802
-
VCache: Providing a transparent view of the LLC in virtualized environments
-
D. Kim et al. vCache: Providing a transparent view of the LLC in virtualized environments. Computer Architecture Letters, 13(2):109-112, 2014.
-
(2014)
Computer Architecture Letters
, vol.13
, Issue.2
, pp. 109-112
-
-
Kim, D.1
-
16
-
-
84885202083
-
A coordinated approach for practical OS-level cache management in multi-core real-time systems
-
H. Kim et al. A coordinated approach for practical OS-level cache management in multi-core real-time systems. In ECRTS, 2013.
-
(2013)
ECRTS
-
-
Kim, H.1
-
17
-
-
84962833455
-
Responsive and enforced interrupt handling for real-time system virtualization
-
H. Kim et al. Responsive and enforced interrupt handling for real-time system virtualization. In RTCSA, 2015.
-
(2015)
RTCSA
-
-
Kim, H.1
-
18
-
-
85041433615
-
VMPCP: A synchronization framework for multi-core virtual machines
-
H. Kim, S. Wang, and R. Rajkumar. vMPCP: A synchronization framework for multi-core virtual machines. In RTSS, 2014.
-
(2014)
RTSS
-
-
Kim, H.1
Wang, S.2
Rajkumar, R.3
-
19
-
-
79952667182
-
Towards Linux as a real-time hypervisor
-
J. Kiszka. Towards Linux as a real-time hypervisor. In RTLWS, 2009.
-
(2009)
RTLWS
-
-
Kiszka, J.1
-
20
-
-
54049158076
-
KVM: The Linux virtual machine monitor
-
A. Kivity et al. KVM: the Linux virtual machine monitor. In Linux Symposium, volume 1, pages 225-230, 2007.
-
(2007)
Linux Symposium
, vol.1
, pp. 225-230
-
-
Kivity, A.1
-
21
-
-
84873434933
-
2nd generation Intel core processor family: Intel Core i7, i5 and i3
-
O. Lempel. 2nd generation Intel Core processor family: Intel Core i7, i5 and i3. In Hot Chips (HC23), 2011.
-
(2011)
Hot Chips (HC23)
-
-
Lempel, O.1
-
22
-
-
84897479546
-
A virtualized separation kernel for mixed criticality systems
-
Y. Li et al. A virtualized separation kernel for mixed criticality systems. In VEE, 2014.
-
(2014)
VEE
-
-
Li, Y.1
-
23
-
-
31844453825
-
OS-controlled cache predictability for real-time systems
-
J. Liedtke et al. OS-controlled cache predictability for real-time systems. In RTAS, 1997.
-
(1997)
RTAS
-
-
Liedtke, J.1
-
24
-
-
57749186047
-
Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems
-
J. Lin et al. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In HPCA, 2008.
-
(2008)
HPCA
-
-
Lin, J.1
-
25
-
-
84974687699
-
Scheduling algorithms for multiprogramming in a hard-real-time environment
-
C. L. Liu and J. W. Layland. Scheduling algorithms for multiprogramming in a hard-real-time environment. J. ACM, 20(1):46-61, 1973.
-
(1973)
J. ACM
, vol.20
, Issue.1
, pp. 46-61
-
-
Liu, C.L.1
Layland, J.W.2
-
26
-
-
84995392557
-
Accounting for cache related pre-emption delays in hierarchical scheduling
-
W. Lunniss et al. Accounting for cache related pre-emption delays in hierarchical scheduling. In RTNS, 2014.
-
(2014)
RTNS
-
-
Lunniss, W.1
-
27
-
-
84889086998
-
Cache isolation for virtualization of mixed general-purpose and real-time systems
-
R. Ma et al. Cache isolation for virtualization of mixed general-purpose and real-time systems. Journal of Systems Architecture, 59(10):1405-1413, 2013.
-
(2013)
Journal of Systems Architecture
, vol.59
, Issue.10
, pp. 1405-1413
-
-
Ma, R.1
-
28
-
-
84937614888
-
Real-time cache management framework for multi-core architectures
-
R. Mancuso et al. Real-time cache management framework for multi-core architectures. In RTAS, 2013.
-
(2013)
RTAS
-
-
Mancuso, R.1
-
30
-
-
84905753270
-
IA3: An interference aware allocation algorithm for multicore hard real-time systems
-
M. Paolieri et al. IA3: An interference aware allocation algorithm for multicore hard real-time systems. In RTAS, 2011.
-
(2011)
RTAS
-
-
Paolieri, M.1
-
31
-
-
84884685009
-
Analysis of hierarhical fixed-priority scheduling
-
S. Saewong et al. Analysis of hierarhical fixed-priority scheduling. In ECRTS, 2002.
-
(2002)
ECRTS
-
-
Saewong, S.1
-
33
-
-
0022917819
-
Solutions for some practical problems in prioritized preemptive scheduling
-
L. Sha et al. Solutions for some practical problems in prioritized preemptive scheduling. In RTSS, 1986.
-
(1986)
RTSS
-
-
Sha, L.1
-
34
-
-
84995434695
-
Limiting cache-based side-channel in multi-tenant cloud using dynamic page coloring
-
J. Shi et al. Limiting cache-based side-channel in multi-tenant cloud using dynamic page coloring. In DSN Workshops, 2011.
-
(2011)
DSN Workshops
-
-
Shi, J.1
-
35
-
-
52049119850
-
Hierarchical scheduling framework for virtual clustering of multiprocessors
-
I. Shin et al. Hierarchical scheduling framework for virtual clustering of multiprocessors. In ECRTS, 2008.
-
(2008)
ECRTS
-
-
Shin, I.1
-
36
-
-
43949140214
-
Compositional real-time scheduling framework with periodic model
-
I. Shin and I. Lee. Compositional real-time scheduling framework with periodic model. ACM TECS, 7(3):30, 2008.
-
(2008)
ACM TECS
, vol.7
, Issue.3
, pp. 30
-
-
Shin, I.1
Lee, I.2
-
37
-
-
0024684902
-
Aperiodic task scheduling for hard-real-time systems
-
B. Sprunt et al. Aperiodic task scheduling for hard-real-time systems. Real-Time Systems, 1(1):27-60, 1989.
-
(1989)
Real-Time Systems
, vol.1
, Issue.1
, pp. 27-60
-
-
Sprunt, B.1
-
38
-
-
77954565496
-
NOVA: A microhypervisor-based secure virtualization architecture
-
U. Steinberg and B. Kauer. NOVA: a microhypervisor-based secure virtualization architecture. In EuroSys, 2010.
-
(2010)
EuroSys
-
-
Steinberg, U.1
Kauer, B.2
-
39
-
-
0029230309
-
The deferrable server algorithm for enhanced aperiodic responsiveness in hard real-time environments
-
J. K. Strosnider et al. The deferrable server algorithm for enhanced aperiodic responsiveness in hard real-time environments. IEEE Trans. on Computers, 44(1):73-91, 1995.
-
(1995)
IEEE Trans. on Computers
, vol.44
, Issue.1
, pp. 73-91
-
-
Strosnider, J.K.1
-
40
-
-
84897525835
-
Coordinated bank and cache coloring for temporal protection of memory accesses
-
N. Suzuki et al. Coordinated bank and cache coloring for temporal protection of memory accesses. In ICESS, 2013.
-
(2013)
ICESS
-
-
Suzuki, N.1
-
41
-
-
0026851307
-
Synthetic traces for trace-driven simulation of cache memories
-
D. Thiebaut et al. Synthetic traces for trace-driven simulation of cache memories. IEEE Trans. on Computers, 41(4), 1992.
-
(1992)
IEEE Trans. on Computers
, vol.41
, pp. 4
-
-
Thiebaut, D.1
-
42
-
-
79953172929
-
Selective hardware/software memory virtualization
-
X. Wang et al. Selective hardware/software memory virtualization. ACM SIGPLAN Notices, 46(7):217-226, 2011.
-
(2011)
ACM SIGPLAN Notices
, vol.46
, Issue.7
, pp. 217-226
-
-
Wang, X.1
-
43
-
-
84928010519
-
Making shared caches more predictable on multicore platforms
-
B. C. Ward et al. Making shared caches more predictable on multicore platforms. In ECRTS, 2013.
-
(2013)
ECRTS
-
-
Ward, B.C.1
-
45
-
-
80455179720
-
RT-xen: Towards real-time hypervisor scheduling in Xen
-
S. Xi et al. RT-Xen: towards real-time hypervisor scheduling in Xen. In EMSOFT, 2011.
-
(2011)
EMSOFT
-
-
Xi, S.1
-
46
-
-
84894325980
-
Cache-aware compositional analysis of real-time multicore virtualization platforms
-
M. Xu et al. Cache-aware compositional analysis of real-time multicore virtualization platforms. In RTSS, 2013.
-
(2013)
RTSS
-
-
Xu, M.1
-
47
-
-
84907085032
-
COLORIS: A dynamic cache partitioning system using page coloring
-
Y. Ye et al. COLORIS: a dynamic cache partitioning system using page coloring. In PACT, 2014.
-
(2014)
PACT
-
-
Ye, Y.1
-
48
-
-
84910047109
-
PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms
-
H. Yun et al. PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In RTAS, 2014.
-
(2014)
RTAS
-
-
Yun, H.1
|