VCache: Providing a Transparent View of the LLC in Virtualized Environments

IEEE Computer Architecture Letters

Volumn 13, Issue 2, 2014, Pages 109-112

  Kim, Daehoon ^a   Kim, Hwanju ^a   Huh, Jaehyuk ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

Author keywords

B.3.2.b Cache memories; C.1.4.e Multi core single chip multiprocessors; C.1.5.e Memory hierarchy

Indexed keywords

BENCHMARKING; COLOR; COLORING; MEMORY ARCHITECTURE; PHYSICAL ADDRESSES; VIRTUAL REALITY;

BENCHMARK APPLICATIONS; LASTLEVEL CACHES (LLC); MEMORY HIERARCHY; MULTI-CORE PROCESSOR; MULTI-CORE/SINGLE-CHIP MULTIPROCESSORS; RUNNING APPLICATIONS; SYSTEM VIRTUALIZATION; VIRTUALIZED ENVIRONMENT;

CACHE MEMORY;

EID: 84937542802     PISSN: 15566056     EISSN: None     Source Type: Journal    
DOI: 10.1109/L-CA.2013.20     Document Type: Article

References (8)

1. M. Awasthi, K. Sudan, R. Balasubramonian, and J. Carter. Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches. In Proceedings of the 15th International Symposium on High Performance Computer Architecture, 2009.
2. P. Barham, B. Dragovic, K. Fraser, S. Hand, T. Harris, A. Ho, R. Neugebauer, I. Pratt, and A. Warfield. Xen and the art of virtualization. In Proceedings of the 19th Symposium on Operating Systems Principles, 2003.
3. E. Bugnion, J. Anderson, T.Mowry, M. Rosenblum, andM. Lam. Compiler-directed page coloring for multiprocessors. In Proceedings of the 7th Internatinoal Conference on Architectural Support for Programming Languages and Operating Systems, 1996.
4. R. Kessler and M. Hill. Page placement algorithms for large real-indexed caches. ACM Transactions on Computer Systems, 1992.
5. L. Soares, D. Tam, and M. Stumm. Reducing the harmful effects of last-level cache polluters with an OS-level, softwareonly pollute buffer. In Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, 2008.
6. G. Taylor, P. Davies, and M. Farmwald. The TLB slice-a low-cost high-speed address translation mechanism. In Proceedings of the 17th International Symposium on Computer Architecture, 1990.
7. C. A. Waldspurger. Memory resource management in VMware ESX server. In Proceedings of the 5th Symposium on Operating Systems Design and Implementation, 2002.
8. X. Zhang, S. Dwarkadas, and K. Shen. Towards practical page coloring-based multicore cache management. In Proceedings of the 4th European Conference on Computer Systems, 2009.