-
2
-
-
84905750284
-
Lazy spilling for a time-predictable stack cache: Implementation, and analysis
-
July 8, 2014, Ulm, Germany volume 39 of OASICS Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik 2014
-
Sahar Abbaspour, Alexander Jordan, and Florian Brandner. Lazy spilling for a time-predictable stack cache: Implementation, and analysis. In Heiko Falk, editor, 14th International Workshop on Worst-Case Execution Time Analysis, WCET 2014, July 8, 2014, Ulm, Germany, volume 39 of OASICS, pages 83-92. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, 2014
-
(2014)
Heiko Falk, Editor, 14th International Workshop on Worst-Case Execution Time Analysis, WCET
, pp. 83-92
-
-
Abbaspour, S.1
Jordan, A.2
Brandner, F.3
-
3
-
-
38849131913
-
Barua. Recursive function data allocation to scratch-pad memory
-
New York, New York, USA ACM Press
-
Angel Dominguez, Nghi Nguyen, and Rajeev K. Barua. Recursive function data allocation to scratch-pad memory. In Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems-CASES '07, page 65, New York, New York, USA, 2007. ACM Press
-
(2007)
Proceedings of the 2007 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems-CASES '07
, pp. 65
-
-
Dominguez, A.1
Nguyen, N.2
Rajeev, K.3
-
5
-
-
84983427772
-
-
Technical report, Tidorum Ltd available at
-
Niklas Holsti, Thomas L'angbacka, and Sami Saarinen. Bound-T time, and stack analyzer, reference manual. Technical report, Tidorum Ltd, 2013. available at http://www.bound-t.com/manuals/ref-manual.pdf
-
(2013)
Bound-T Time, and Stack Analyzer, Reference Manual
-
-
Holsti, N.1
L'Angbacka, T.2
Saarinen, S.3
-
6
-
-
84905718867
-
Scope-based method cache analysis
-
Madrid, Spain, July 2014
-
Benedikt Huber, Stefan Hepp, and Martin Schoeberl. Scope-based method cache analysis. In Proceedings of the 14th International Workshop on Worst-Case Execution Time Analysis (WCET 2014), pages 73-82, Madrid, Spain, July 2014
-
(2014)
Proceedings of the 14th International Workshop on Worst-Case Execution Time Analysis (WCET
, pp. 73-82
-
-
Huber, B.1
Hepp, S.2
Schoeberl, M.3
-
7
-
-
0035444260
-
Making Java work for microcontroller applications
-
S.A. Ito, L. Carro, and R.P. Jacobi. Making Java work for microcontroller applications. IEEE Design & Test of Computers, 18(5): 100-110, 2001
-
(2001)
IEEE Design & Test of Computers
, vol.18
, Issue.5
, pp. 100-110
-
-
Ito, S.A.1
Carro, L.2
Jacobi, R.P.3
-
8
-
-
84893496365
-
Static analysis of worst-case stack cache behavior
-
New York, NY, USA ACM
-
Alexander Jordan, Florian Brandner, and Martin Schoeberl. Static analysis of worst-case stack cache behavior. In Proceedings of the 21st International Conference on Real-Time Networks, and Systems (RTNS 2013), pages 55-64, New York, NY, USA, 2013. ACM
-
Proceedings of the 21st International Conference on Real-Time Networks, and Systems (RTNS 2013)
, vol.2013
, pp. 55-64
-
-
Jordan, A.1
Brandner, F.2
Schoeberl, M.3
-
9
-
-
64549137047
-
A software solution for dynamic stack management on scratch pad memory
-
IEEE, January 2009
-
Arun Kannan, Aviral Shrivastava, Amit Pabalkar, and Jong-eun Lee. A software solution for dynamic stack management on scratch pad memory. In 2009 Asia, and South Pacific Design Automation Conference, pages 612-617. IEEE, January 2009
-
2009 Asia, and South Pacific Design Automation Conference
, pp. 612-617
-
-
Kannan, A.1
Shrivastava, A.2
Pabalkar, A.3
Lee, J.4
-
10
-
-
0034831815
-
Stack value file: Custom microarchitecture for the stack
-
HHS Lee, M Smelyanskiy, CJ Newburn, and GS Tyson. Stack value file: Custom microarchitecture for the stack. HPCA: Seventh International Symposium on High-Performance Computing Architecture, Proceedings, pages 5-14, 2001
-
(2001)
HPCA: Seventh International Symposium on High-Performance Computing Architecture Proceedings
, pp. 5-14
-
-
Lee, H.1
Smelyanskiy, M.2
Newburn, C.J.3
Tyson, G.S.4
-
12
-
-
84983456171
-
Stack caching using split data caches
-
Aukland, New Zealand, April 2015 IEEE
-
Carsten Nielsen, and Martin Schoeberl. Stack caching using split data caches. In Proceedings of the 11th Workshop on Software Technologies for Embedded, and Ubiquitous Systems (SEUS 2015), pages 36-43, Aukland, New Zealand, April 2015. IEEE
-
(2015)
Proceedings of the 11th Workshop on Software Technologies for Embedded, and Ubiquitous Systems (SEUS
, pp. 36-43
-
-
Nielsen, C.1
Schoeberl, M.2
-
13
-
-
0031101153
-
Picojava-I: The Java virtual machine in hardware
-
J. Michael O'Connor, and Marc Tremblay. picoJava-I: The Java virtual machine in hardware. IEEE Micro, 17(2): 45-53, 1997
-
(1997)
IEEE Micro
, vol.17
, Issue.2
, pp. 45-53
-
-
Michael O'Connor, J.1
Tremblay, M.2
-
15
-
-
34548316872
-
A novel technique to use scratch-pad memory for stack management
-
IEEE, April
-
Soyoung Park, Hae-woo Park, and Soonhoi Ha. A Novel Technique to Use Scratch-pad Memory for Stack Management. In 2007 Design, Automation & Test in Europe Conference & Exhibition, pages 1-6. IEEE, April 2007
-
(2007)
2007 Design, Automation & Test in Europe Conference & Exhibition
, pp. 1-6
-
-
Park, S.1
Park, H.2
Soonhoi, H.A.3
-
16
-
-
77649318083
-
On composable system timing, task timing, and WCET analysis
-
Prague, Czech Republic July OCG
-
Peter Puschner, and Martin Schoeberl. On composable system timing, task timing, and WCET analysis. In Proceedings of the 8th International Workshop on Worst-Case Execution Time (WCET) Analysis, pages 91-101, Prague, Czech Republic, July 2008. OCG
-
(2008)
Proceedings of the 8th International Workshop on Worst-Case Execution Time (WCET) Analysis
, pp. 91-101
-
-
Puschner, P.1
Schoeberl, M.2
-
17
-
-
42949092270
-
A Java processor architecture for embedded real-time systems
-
Martin Schoeberl. A Java processor architecture for embedded real-time systems. Journal of Systems Architecture, 54/1-2: 265-286, 2008
-
(2008)
Journal of Systems Architecture, 54/1-2
, pp. 265-286
-
-
Schoeberl, M.1
-
19
-
-
62749108463
-
Time-predictable computer architecture
-
Article ID 758480
-
Martin Schoeberl. Time-predictable computer architecture. EURASIP Journal on Embedded Systems, vol. 2009, Article ID 758480: 17 pages, 2009
-
(2009)
EURASIP Journal on Embedded Systems
, vol.2009
, pp. 17
-
-
Schoeberl, M.1
-
20
-
-
84875861448
-
Data cache organization for accurate timing analysis
-
Martin Schoeberl, Benedikt Huber, and Wolfgang Puffitsch. Data cache organization for accurate timing analysis. Real-Time Systems, 49(1): 1-28, 2013
-
(2013)
Real-Time Systems
, vol.49
, Issue.1
, pp. 1-28
-
-
Schoeberl, M.1
Huber, B.2
Puffitsch, W.3
-
21
-
-
85117752095
-
Towards a time-predictable dual-issue microprocessor: The Patmos approach
-
Grenoble, France, March 2011
-
Martin Schoeberl, Pascal Schleuniger, Wolfgang Puffitsch, Florian Brandner, Christian W. Probst, Sven Karlsson, and Tommy Thorn. Towards a time-predictable dual-issue microprocessor: The Patmos approach. In First Workshop on Bringing Theory to Practice: Predictability, and Performance in Embedded Systems (PPES 2011), pages 11-20, Grenoble, France, March 2011
-
(2011)
First Workshop on Bringing Theory to Practice: Predictability, and Performance in Embedded Systems (PPES
, pp. 11-20
-
-
Schoeberl, M.1
Schleuniger, P.2
Puffitsch, W.3
Brandner, F.4
Christian, W.5
Sven, P.6
Karlsson7
Thorn, T.8
-
22
-
-
38849204139
-
Jamuth: An IP processor core for embedded Java real-time systems
-
New York, NY, USA ACM Press
-
Sascha Uhrig, and Jörg Wiese. jamuth: an IP processor core for embedded Java real-time systems. In Proceedings of the 5th International Workshop on Java Technologies for Real-time, and Embedded Systems (JTRES 2007), pages 230-237, New York, NY, USA, 2007. ACM Press
-
(2007)
Proceedings of the 5th International Workshop on Java Technologies for Real-time, and Embedded Systems (JTRES 2007)
, pp. 230-237
-
-
Uhrig, S.1
Wiese, J.2
-
23
-
-
77955209042
-
Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems
-
Reinhard Wilhelm, Daniel Grund, Jan Reineke, Marc Schlickling, Markus Pister, and Christian Ferdinand. Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems. IEEE Transactions on CAD of Integrated Circuits, and Systems, 28(7): 966-978, 2009
-
(2009)
IEEE Transactions on CAD of Integrated Circuits, and Systems
, vol.28
, Issue.7
, pp. 966-978
-
-
Wilhelm, R.1
Grund, D.2
Reineke Marc, J.3
Markus Pister, S.4
Ferdinand, C.5
|