-
1
-
-
33947588048
-
A survey of general-purpose computation on graphics hardware
-
J. D. Owens, D. Luebke, N. Govindaraju, M. Harris, J. Krüger, A. E. Lefohn, and T. J. Purcell, "A survey of general-purpose computation on graphics hardware," in Computer Graphics Forum, Vol. 26, 2007.
-
(2007)
Computer Graphics Forum
, vol.26
-
-
Owens, J.D.1
Luebke, D.2
Govindaraju, N.3
Harris, M.4
Krüger, J.5
Lefohn, A.E.6
Purcell, T.J.7
-
2
-
-
44849137198
-
NVIDIA tesla: A unified graphics and computing architecture
-
March
-
E. Lindholm, J. Nickolls, S. Oberman, and J. Montrym, "Nvidia tesla: A unified graphics and computing architecture," Micro, IEEE, Vol. 28, no. 2, pp. 39-55, March 2008.
-
(2008)
Micro, IEEE
, vol.28
, Issue.2
, pp. 39-55
-
-
Lindholm, E.1
Nickolls, J.2
Oberman, S.3
Montrym, J.4
-
5
-
-
84860558447
-
-
[Online]. Available
-
AMD. (2011) HD 6900 Series Instruction Set Architecture. [Online]. Available: http://developer.amd.com/wordpress/media/2012/10/AMDHD6900SeriesInstructionSetArchitecture.pdf
-
(2011)
HD 6900 Series Instruction Set Architecture
-
-
-
6
-
-
70349169075
-
Analyzing cuda workloads using a detailed GPU simulator
-
A. Bakhoda, G. L. Yuan, W. W. Fung, H. Wong, and T. M. Aamodt, "Analyzing cuda workloads using a detailed GPU simulator," in ISPASS, 2009.
-
(2009)
ISPASS
-
-
Bakhoda, A.1
Yuan, G.L.2
Fung, W.W.3
Wong, H.4
Aamodt, T.M.5
-
7
-
-
78149233155
-
Ocelot: A dynamic optimization framework for bulk-synchronous applications in heterogeneous systems
-
G. F. Diamos, A. R. Kerr, S. Yalamanchili, and N. Clark, "Ocelot: A dynamic optimization framework for bulk-synchronous applications in heterogeneous systems," in PACT, 2010.
-
(2010)
PACT
-
-
Diamos, G.F.1
Kerr, A.R.2
Yalamanchili, S.3
Clark, N.4
-
8
-
-
78049512154
-
Barra: A parallel functional simulator for gpgpu
-
S. Collange, M. Daumas, D. Defour, and D. Parello, "Barra: A parallel functional simulator for gpgpu," in MASCOTS, 2010.
-
(2010)
MASCOTS
-
-
Collange, S.1
Daumas, M.2
Defour, D.3
Parello, D.4
-
9
-
-
33750834456
-
Attila: A cycle-level execution-driven simulator for modern GPU architectures
-
March
-
V. del Barrio, C. Gonzalez, J. Roca, A. Fernandez, and R. Espasa, "Attila: a cycle-level execution-driven simulator for modern GPU architectures," in ISPASS, March 2006.
-
(2006)
ISPASS
-
-
Del Barrio, V.1
Gonzalez, C.2
Roca, J.3
Fernandez, A.4
Espasa, R.5
-
10
-
-
84867504986
-
Multi2sim: A simulation framework for cpu-GPU computing
-
R. Ubal, B. Jang, P. Mistry, D. Schaa, and D. Kaeli, "Multi2sim: A simulation framework for cpu-GPU computing," in PACT, 2012.
-
(2012)
PACT
-
-
Ubal, R.1
Jang, B.2
Mistry, P.3
Schaa, D.4
Kaeli, D.5
-
11
-
-
84937684173
-
-
Georgia Institute of Technology
-
H. Kim, J. Lee, N. B. Lakshminarayana, J. Sim, J. Lim, and T. Pho, "Macsim: A cpu-GPU heterogeneous simulation framework," Georgia Institute of Technology, 2012.
-
(2012)
Macsim: A Cpu-GPU Heterogeneous Simulation Framework
-
-
Kim, H.1
Lee, J.2
Lakshminarayana, N.B.3
Sim, J.4
Lim, J.5
Pho, T.6
-
12
-
-
84903968515
-
Gem5-GPU: A heterogeneous cpu-GPU simulator
-
(accepted)
-
J. Power, J. Hestness, M. Orr, M. Hill, and D. Wood, "Gem5-GPU: A heterogeneous cpu-GPU simulator," Computer Architecture Letters (accepted), 2014.
-
(2014)
Computer Architecture Letters
-
-
Power, J.1
Hestness, J.2
Orr, M.3
Hill, M.4
Wood, D.5
-
13
-
-
79957500177
-
A reconfigurable simulator for large-scale heterogeneous multicore architectures
-
J. Meng and K. Skadron, "A reconfigurable simulator for large-scale heterogeneous multicore architectures," in ISPASS, 2011.
-
(2011)
ISPASS
-
-
Meng, J.1
Skadron, K.2
-
14
-
-
84885631725
-
Characterizing the performance benefits of fused cpu/GPU systems using fusionsim
-
V. Zakharenko, T. Aamodt, and A. Moshovos, "Characterizing the performance benefits of fused cpu/GPU systems using fusionsim," in DATE, 2013.
-
(2013)
DATE
-
-
Zakharenko, V.1
Aamodt, T.2
Moshovos, A.3
-
15
-
-
84881446418
-
Parallel GPU architecture simulation framework exploiting work allocation unit parallelism
-
S. Lee and W. W. Ro, "Parallel GPU architecture simulation framework exploiting work allocation unit parallelism," in ISPASS, 2013.
-
(2013)
ISPASS
-
-
Lee, S.1
Ro, W.W.2
-
16
-
-
84904472479
-
ParTejas: A parallel simulator for multicore processors
-
G. Malhotra, P. Aggarwal, A. Sagar, and S. R. Sarangi, "ParTejas: A parallel simulator for multicore processors," in ISPASS, 2014.
-
(2014)
ISPASS
-
-
Malhotra, G.1
Aggarwal, P.2
Sagar, A.3
Sarangi, S.R.4
-
17
-
-
14744292475
-
Scientific computing with Java and c++: A case study using functional magnetic resonance neuroimages
-
R. A. Vivanco and N. J. Pizzi, "Scientific computing with java and c++: a case study using functional magnetic resonance neuroimages," Software: Practice and Experience, Vol. 35, no. 3, pp. 237-254, 2005.
-
(2005)
Software: Practice and Experience
, vol.35
, Issue.3
, pp. 237-254
-
-
Vivanco, R.A.1
Pizzi, N.J.2
-
18
-
-
84988226681
-
Benchmarking Java against c and fortran for scientific applications
-
J. M. Bull, L. A. Smith, L. Pottage, and R. Freeman, "Benchmarking java against c and fortran for scientific applications," in ACM ISCOPE, 2001.
-
(2001)
ACM ISCOPE
-
-
Bull, J.M.1
Smith, L.A.2
Pottage, L.3
Freeman, R.4
-
19
-
-
0033872623
-
Java programming for highperformance numerical computing
-
J. E. Moreira, S. P. Midkiff, M. Gupta, P. V. Artigas, M. Snir, and R. D. Lawrence, "Java programming for highperformance numerical computing," IBM Systems Journal, Vol. 39, no. 1, pp. 21-56, 2000.
-
(2000)
IBM Systems Journal
, vol.39
, Issue.1
, pp. 21-56
-
-
Moreira, J.E.1
Midkiff, S.P.2
Gupta, M.3
Artigas, P.V.4
Snir, M.5
Lawrence, R.D.6
-
20
-
-
84966338604
-
The gem5 simulator
-
N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti et al., "The gem5 simulator," ACM SIGARCH Computer Architecture News, Vol. 39, no. 2, pp. 1-7, 2011.
-
(2011)
ACM SIGARCH Computer Architecture News
, vol.39
, Issue.2
, pp. 1-7
-
-
Binkert, N.1
Beckmann, B.2
Black, G.3
Reinhardt, S.K.4
Saidi, A.5
Basu, A.6
Hestness, J.7
Hower, D.R.8
Krishna, T.9
Sardashti, S.10
-
21
-
-
84884869750
-
Lock-free and wait-free slot scheduling algorithms
-
P. Aggarwal and S. Sarangi, "Lock-free and wait-free slot scheduling algorithms," in IPDPS, 2013.
-
(2013)
IPDPS
-
-
Aggarwal, P.1
Sarangi, S.2
-
22
-
-
70649092154
-
Rodinia: A benchmark suite for heterogeneous computing
-
S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S.-H. Lee, and K. Skadron, "Rodinia: A benchmark suite for heterogeneous computing," in IISWC, 2009.
-
(2009)
IISWC
-
-
Che, S.1
Boyer, M.2
Meng, J.3
Tarjan, D.4
Sheaffer, J.5
Lee, S.-H.6
Skadron, K.7
|