Automated power supply noise reduction via optimized distributed capacitors insertion

2001 Southwest Symposium on Mixed-Signal Design, SSMSD 2001

Volumn , Issue , 2001, Pages 167-172

  Graziano, M ^a   Masera, G ^a   Piccinini, G ^a   Zamboni, M ^a  

^a POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITORS; DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; INTEGRATED CIRCUIT INTERCONNECTS; JITTER; RECONFIGURABLE HARDWARE;

AUTOMATICALLY GENERATED; DISTRIBUTED CAPACITORS; INTEGRATED CAPACITORS; INTERCONNECT DENSITIES; INTERCONNECT PARAMETER; POWER SUPPLY NOISE REDUCTION; SIMULTANEOUS SWITCHING NOISE; ULTRA DEEP SUBMICRON;

MIXED SIGNAL INTEGRATED CIRCUITS;

EID: 84963800476     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SSMSD.2001.914959     Document Type: Conference Paper

References (12)

1. Y.M. Jiang, K.T.Cheng, "Analysis and performance Impact Caused by Power Supply Noise in Deep Submicron Devices" in DAC99, San Francisco, Ca., USA.
2. H. Chen, D. Ling, "Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design", DAC 1997.
3. M. Graziano, G. Masera, G. Piccinini, M. Ruo Roch, M. Zamboni "A statistical Noise-Tolerance Analysis and Test Structure for logic families", ICMTS99, Goteborg, Sweden, March 14-16, 1999.
4. J. Yuan and C. Svensson, 'High-speed CMOS circuit technique," IEEE journal of solid-state circuits, vol. 24, pp. 62-69, February 1989.
5. H. S., K. Gala, and S. S. Sapatnekar, 'Fast analysis and optimization of power/ground networks," in Proc. of ICCAD00, (San Jose, CA, USA), 2000.
6. M. Graziano, M. Delaurenti, G. Masera, G. Piccinini, M. Zamboni "Noise Safety Design Methodologies" ISQED 2000, Arlington, VA, September 2000
7. S.Hayashi and M.Yamada, 'Emi-noise analysis under asic design environment," (ISPD 99, Monteray, CA, USA), 1999.
8. M. Delaurenti, M. Graziano G. Masera, G. Piccinini, M. Zamboni "Cell Library Development using Miulti-Objective Function Optimization", ASIC/SOC 2000, Arlington, VA, September 2000
9. D. Sylvester, K. Keutzer, "Getting to the Bottom of Deep Submicron II: a global wiring paradigm" in ISPD99, Monterey, Ca., USA.
10. M. Pant and P. Pant and D.S. Willis "On-Chip Decoupling Capacitor Optimization usign Architectural Level Current Signature Prediction", ASIC/SOC 2000, Arlington, VA, September 2000
11. X. Aragones, J. Gonzales, and A. Rubio, Analysis and Solutions for switching Noise Coupling in Mixed-Signal ICs. Kluwer Academic Publishers, 1999.
12. M. Delaurenti Design and optimization techniques for high speed VLSI circuits Ph.D. thesis dissertation, Politecnico di Torino, 1999.