Profile-Based Adaptation for Cache Decay

ACM Transactions on Architecture and Code Optimization

Volumn 1, Issue 3, 2004, Pages 305-322

  Sankaranarayanan, Karthik ^a   Skadron, Kevin ^a  

^a University of Virginia   (United States)

Author keywords

Adaptation; Algorithms; Cache decay; Design; Interval; Leakage powee; Performance

Indexed keywords

EID: 84962348222     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1022969.1022972     Document Type: Article

References (19)

1. Albonesi, D. H. 1999. Selective cache ways: On-demand cache resource allocation. In Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture. 248-259.
2. Bala, V., Duesterwald, E., and Banerjia, S. 2000. Dynamo: A transparent dynamic optimization system. In Proceedings of the ACM SIGPLAN 2000 Conference on Programming Languages Design and Implementation.
3. Brooks, D., Tiwari, V., and Martonosi, M. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th Annual International Symposium on Computer Architecture. 83-94.
4. Burger, D. C., Austin, T. M., and Bennett, S. 1996. Evaluating Future Microprocessors: The SimpleScalar Tool Set. Tech. Report TR-1308, University of Wisconsin-Madison Computer Sciences Department. July.
5. Flautner, K., Kim, N. S., Martin, S., Blaauw, D., and Mudge, T. 2002. Drowsy caches: Simple techniques for reducing leakage power. In Proceedings of the 29th Annual International Symposium on Computer Architecture. 147-157.
6. Huang, M., Renau, J., and Torrellas, J. 2003. Positional adaptation of processors: Application to energy reduction. In Proceedings of the 30th Annual International Symposium on Computer Architecture. 157-168.
7. Kaxiras, S., Hu, Z., and Martonosi, M. 2001. Cache decay: Exploiting generational behavior to reduce cache leakage power. In Proceedings of the 28th Annual International Symposium on Computer Architecture.
8. Kobayashi, T. and Sakurai, T. 1994. Self-adjusting threshold-voltage scheme (sats) for low-voltage high-speed operation. In Proceedings of the IEEE 1994 CICC. 271-274.
9. Lee, H., Tyson, G., and Farrens, M. 2000. Eager writeback-A technique for improving bandwidth utilization. In Proceedings of the 33rd Annual IEEE/ACM International Symposium on Microarchitecture. 11-21.
10. Li, Y., Parikh, D., Zhang, Y., Sankaranarayanan, K., Skadron, K., and Stan, M. 2004. State-preserving vs. non-state preserving leakage control in caches. In Proceedings of the 2004 Design, Automation and Test in Europe Conference.
11. Magklis, G., Scott, M. L., Semeraro, G., Albonesi, D. H., and Dropsho, S. 2003. Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor. In Proceedings of the 30th Annual International Symposium on Computer Architecture. 14-27.
12. Nil, K. et al. 1998. Alow power SRAM using auto-backgate-controlledMT-CMOS. In Proceedings of the 1998 International Symposium on Low Power Electronics and Design. 293-298.
13. Sankaranarayanan, K. and Skadron, K. 2004. Profile-Based Adaptation for Cache Decay: A Technical Report. Tech. Rep. CS-2004-14, University of Virginia Department of Computer Science. Apr.
14. Scott, K., Kumar, N., Velusamy, S., Childers, B., Davidson, J. W., and Soffa, M. L. 2003. Retar-getable and reconfigurable software dynamic translation. In Proceedings of the International Symposium on Code Generation and Optimization. 36-47.
15. Sherwood, T., Perelman, E., Hamerly, G., and Calder, B. 2002. Automatically characterizing large scale program behavior. In Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems. 45-57.
16. SIA. 2001. International Technology Roadmap for Semiconductors. SIA.
17. Velusamy, S., Sankaranarayanan, K., Parikh, D., Abdelzaher, T., and Skadron, K. 2002. Adaptive cache decay using formal feedback control. In Proceedings of the 2002 Workshop on Memory Performance Issues.
18. Yang, S.-H., Powell, M. D., Falsafi, B., Roy, K., and Vijaykumar, T. N. 2001. An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-caches. In Proceedings of the Seventh International Symposium on High-Performance Computer Architecture.
19. Zhou, H., Toburen, M., Rotenberg, E., and Conte, T. M. 2003. Adaptive mode control: A static-power-efficient cache design. ACM Trans. Embedded Comput. Syst. 2, 3, 347-372.