PREDICTMOS MOSFET model and its application to submicron CMOS inverter delay analysis

Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002

Volumn , Issue , 2002, Pages 207-212

  Bhattacharyya, A B ^a   Ulman, S ^a  

^a GOA UNIVERSITY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; COMPUTER AIDED DESIGN; DESIGN; INTEGRATED CIRCUIT DESIGN; SPICE;

ALPHA-POWER LAW; ANALYTICAL RESULTS; COMPUTER AIDED SIMULATIONS; EMPIRICAL FITTINGS; ITS APPLICATIONS; NUMERICAL APPROACHES; SHORT-CHANNEL DEVICES; SUBMICRON DEVICES;

MOSFET DEVICES;

EID: 84962213393     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2002.994920     Document Type: Conference Paper

References (15)

1. N.H.E. Weste and K. Eshraghian, Principles of CMOS VLSI design: A Systems Perspective, New York : McGraw Hill, 1993, pp.61-86.
2. M. Shoji, CMOS Digital Circuit Technology. N.J. : Prentice Hall, 1988.
3. T. Sakurai and A. R. Newton, "A Simpel MOSFET model for circuit analyis", IEEE Transactions on Electron Devices, Vol. E.D.-38, No.4, April 1991, pp.887-894.
4. T. Sakurai and A. R. Newton," Alpha Power law MOSFET model and its applications to CMOS inverter delay and other formulas", IEEE Journal of Solid-State Circuits, Vol.SC-25, No.2, April 1990, pp.584-594.
5. L. Bisdounis, S. Nikolaidis and O. Koufopavlou," Analytical Transient Response and Propagation Delay Estimation of the CMOS inverter for Short-Channel Devices", IEEE Journal of Solid-State Circuits, Vol. 33, No.2, Feb. 1998, pp. 302-306.
6. L. Bisdounis, S. Nikolaidis and O. Koufopavlou," Propagation Delay and Short - Circuit Power Dissipation Modeling of the CMOS Inverter", IEEE Transactions on Circuits and Systems - 1, Fundamental Theory and Applications, Vol. 45, No. 3, March 1998 pp. 259-270.
7. K. Tang and E.G.Friedman, "Transient Analysis of a CMOS inverter driving a R-C interconnect", National Science Foundation, N.Y., Research Publication. friedman@ee.rochester.edu
8. Akio Hirata et al," Analytical Formulas of Output Waveform and Short-Circuit Power Dissipation for Static CMOS Gates Driving a CRC π Load", IEICE Trans. Fundamentals, Vol. E00-A,No.1,January 1997, pp. 1-7.
9. T. Sakurai and A. R. Newton, "Delay Analysis of Series Connected MOSFET Circuits", IEEE Journal of Solid-State Circuits, Vol. 26, No. 2, February 1991, pp. 122-132.
10. Santanu Dutta, S.S. Mahant Shetti and S. L. Lusky, "A Comprehensive Delay Model for CMOS Inverters", IEEE Journal of Solid-State Circuits, Vol. 30, No. 8, August 1995, pp. 864-871.
11. Keith A. Bowman, B. L. Austin, J. C. Eble, Xinghai Tang and J. D. Meindl, "A Physical Alpha Power Law MOSFET Model" ,IEEE Journal of Solid State Circuits, Vol. 34, No. 10, October 1999, pp. 1410-1414.
12. V. Adler and E. G. Friedman," Delay and Power Expressions for a CMOS Inverter Driving a Resistive Capacitive Load", Analog Integrated Circuits and Signal Processing, Vol. 14, No.1, Sept. 1997, pp.29-39.
13. J.M. Daga and D. Auvergne," A Comprehensive Delay Macro-modeling for Submicrometer CMOS logics", IEEE Journal of Solid-State Circuits, Vol. 34, No.1, Jan. 1999.
14. F. Dartu and L.T. Pillegi, " Calculating Worst-Case Gate Delays due to Dominant Capacitance Coupling", Intel Corporation Research Article, 1997.
15. A. Klos and A. Kostka, "PREDICTMOS - a Predictive Compact Model for Small Geometry MOSFETS for Circuit Simulation and Device Scaling Calculations", Solid State Electronics, Vol. 44, 2000, pp. 1145-1156.