Tejas: A Java based versatile micro-architectural simulator

Proceedings - 2015 25th International Workshop on Power and Timing Modeling, Optimization and Simulation, PATMOS 2015

Volumn , Issue , 2015, Pages 47-54

  Sarangi, Smruti R ^a   Kalayappan, Rajshekar ^a   Kallurkar, Prathmesh ^a   Goel, Seep ^a   Peter, Eldhose ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY DELHI   (India)

Author keywords

[No Author keywords available]

Indexed keywords

SIMULATORS;

ARCHITECTURAL FEATURES; ARCHITECTURAL SIMULATORS; CACHE LOCALITY; CYCLE ACCURATE; CYCLE-ACCURATE SIMULATORS; PLATFORM INDEPENDENT;

COMPUTER SOFTWARE;

EID: 84959317671     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PATMOS.2015.7347586     Document Type: Conference Paper

References (23)

1. E. K. Ardestani and J. Renau, "Esesc: A fast multicore simulator using time-based sampling," in HPC A, 2013.
2. T. Austin, E. Larson, D. Ernst, "Simplescalar: an infrastructure for computer system modeling," Computer, 2002.
3. SESe: SuperESCalar Simulator. [Online]. Available: http://iacoma.cs. uiuc.eduJpaulsack/sescdoc/
4. T. Carlson, W. Heirman, L. Eeckhout, "Sniper: Exploring the level of abstraction for scalable and accurate parallel multi-core simulation," in SC, 2011.
5. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness. D. R. Hower, T. Krishna, S. Sardashti et al., "The gemS simulator," ACM SIGARCH Computer Architecture News, 2011.
6. R. Ubal, B. Jang, P. Mistry, D. Schaa, D. R. Kaeli, "Multi2sim: a simulation framework for cpu-gpu computing," in PACT, 2012.
7. J. Miller, H. Kasture, G. Kurian, C. Gruenwald, N. Beckmann, C. Celio, J. Eastep, A. Agarwal, "Graphite: A distributed parallel simulator for multicores," in HPC A, 2010.
8. S. Kanaujia, I. E. Papazian, J. Chamberlain, J. Baxter, "Fastmp: A multi-core simulation methodology," in MOBS, 2006.
9. Tejas: A java based versatile micro-architectural simulator. [Online]. Available: http://www.cse.iitd.ac.in/%7Esrsarangi/files/papers/patmospaper.pdf
10. D. Sanchez and C. Kozyrakis, "Zsim: fast and accurate microarchitectural simulation of thousand-core systems," in ISC A, 2013.
11. G. Malhotra, P. Aggarwal, A. Sagar, S. R. Sarangi, "Partejas: A parallel simulator for multicore processors," in ISPASS (Poster), 2014.
12. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, K. Hazelwood, "Pin: building customized program analysis tools with dynamic instrumentation," ACM Sigplan Notices, 2005.
13. F. Bellard, "Qemu, a fast and portable dynamic translator." in USENIX Annual Technical Coriference, FREENIX Track, 2005.
14. G. F. Diamos, A. R. Kerr, S. Yalamanchili, N. Clark, "Ocelot: A dynamic optimization framework for bulle-synchronous applications in heterogeneous systems," in PACT , 2010.
15. G. Malhotra, S. Goel, S. R. Sarangi, "Gputejas: A parallel simulator for gpu architectures," HiPC, 2014.
16. M. Yourst, "Ptlsim: A cycle accurate full system x86-64 microarchitectural simulator," in ISPASS, 2007.
17. D. Alpert and D. Avnon, "Architecture of the pentium microprocessor," Micro, 1993.
18. A. Seznec and P. Michaud, "A case for (partially) tagged geometric history length branch prediction," JILP, 2006.
19. S. Li, J. H. Ahn, R. D. Strong, J. B. Brockman, D. M. Tullsen, N. P. Jouppi, "Mcpat: an integrated power, area, timing modeling framework for multicore and manycore architectures," in MICRO, 2009.
20. A. B. Kahng, B. Li, L.-S. Peh, K. Samadi, "Orion 2.0: a fast and accurate noc power and area model for early-stage design space exploration," in DATE, 2009.
21. A. Gutierrez, J. Pusdesris, R. G. Dreslinski, T. Mudge, C. Sudanthi, C. D. Emmons, M. Hayenga, N. Paver, "Sources of error in full-system simulation," in ISPASS, 2014.
22. A. Patel, F. Afram, S. Chen, K. Ghose, "Marss: a full system simulator for multi core x86 cpus," in DAC, 201l.
23. H. Kim, J. Lee, N. Lakshminarayana, J. Lim, T. Pho, "Macsim: Simulator for heterogeneous architecture," Georgia Institute of Technology, 2012.