An extrinsic function-level evolvable hardware approach

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1802, Issue , 2000, Pages 60-75

  Kalganova, Tatiana ^a  

^a EDINBURGH NAPIER UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ADDERS; BINS; GENETIC ALGORITHMS; GENETIC PROGRAMMING; HARDWARE; LOGIC CIRCUITS; MIMO SYSTEMS; NUMBER THEORY; RECONFIGURABLE HARDWARE;

BINARY LOGIC; BUILDING BLOCKES; EVOLVABLE HARDWARE; FUNCTION LEVELS; LOGIC FUNCTIONS; MULTI-INPUT MULTI-OUTPUT; MULTIPLE-VALUED; RECTANGULAR ARRAYS;

COMPUTER CIRCUITS;

EID: 84958763604     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-46239-2_5     Document Type: Conference Paper

References (21)

1. Stoica A., Keymeulen D., Tawel R., Salazar-Lazaro C., and Li W. Evolutionary experiments with a fine-grained reconfigurable architecture for analog and digital cmos circuits. In Stoica A., Keymeulen D., and Lohn J., editors, Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pages 76–84. IEEE Computer Society, July 1999.
2. Murakawa M., Yoshizawa S., Kajitani I., Furuya T., Iwata M., and Higuchi T. Hardware evolution at function level. In Proc. of the Fifth International Conference on Parallel Problem Solving from Nature (PPSNIV), Lecture Notes in Computer Science. Springer-Verlag, Heidelberg, 1996.
3. Higuchi T., Murakawa M., Iwata M., Kajitani I., Liu W., and Salami M. Evolvable hardware at function level. In Proc. of IEEE 4th Int. Conference on Evolutionary Computation, CEC’97. IEEE Press, NJ, 1997.
4. Kitano H. Morphogenesis for evolvable systems. In Sanchez E. and Tomassini M., editors, Towards Evolvable Hardware. The Evolutionary Engineering Approach., volume 1062 of Lecture Notes in Computer Science, pages 99–117. Springer-Verlag, 1996.
5. Zebulum R., M. Vellasco, and M. Pacheco. Evolvable hardware systems: Taxonomy, survey and applications. In Proc. Of the 1st Int. Conf. on Evolvable Systems: From Biology to Hardware (ICES’96), volume 1259 of Lecture Notes in Computer Science, pages 344–358, Tsukuba, Japan, 1996. Springer-Verlag, Heidelberg.
6. Murakawa M., Yoshizawa S., and Higuchi T. Adaptive equalization of digital communication channels using evolvable hardware. In Proc. Of the 1st Int. Conf. on Evolvable Systems: From Biology to Hardware (ICES’96), volume 1259 of Lecture Notes in Computer Science, pages 379–389, Tsukuba, Japan, 1996. Springer- Verlag, Heidelberg.
7. Miller J. F., Thomson P., and Fogarty T. C. Genetic algorithms and evolution strategies. In Quagliarella D., Periaux J., Poloni C., and Winter G., editors, Engineering and Computer Science: Recent Advancements and Industrial Applications. Wiley, 1997.
8. Kalganova T., Miller J., and Fogarty T. Some aspects of an evolvable hardware approach for multiple-valued combinational circuit design. In Sipper M., Mange D., and Perez-Uribe A., editors, Proc. Of the 2nd Int. Conf. on Evolvable Systems: From Biology to Hardware (ICES’98), volume 1478 of Lecture Notes in Computer Science, pages 78–89, Lausanne, Switzerland, 1998. Springer-Verlag, Heidelberg.
9. Damiani E., Tettamanzi A.G.B., and Liberali V. On-line evolution of fpga-based circuits: A case study on hash functions. In Stoica A., Keymeulen D., and Lohn J., editors, Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pages 26–33. IEEE Computer Society, July 1999.
10. Aguirre A.H., Coello Coello C.A., and Buckles B.P. A genetic programming approach to logic function sunthesis by means of multiplexer. In Stoica A., Keymeulen D., and Lohn J., editors, Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pages 46–53. IEEE Computer Society, July 1999.
11. Kalganova T. and Miller J. Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness. In Stoica A., Keymeulen D., and Lohn J., editors, Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pages 54–63. IEEE Computer Society, July 1999.
12. Masher J., Cavalieri J., Frenzel J., and Foster J.A. Representation and robustness for evolved sorting networks. In Stoica A., Keymeulen D., and Lohn J., editors, Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pages 255–261. IEEE Computer Society, July 1999.
13. Miller J. On the filtering properties of evolved gate arrays. In Stoica A., Keymeulen D., and Lohn J., editors, Proc. of the First NASA/DoD Workshop on Evolvable Hardware, pages 2–11. IEEE Computer Society, July 1999.
14. Kalganova T., Miller J., and Lipnitskaya N. Multiple-valued combinational circuits synthesized using evolvable hardware approach. In Proc. of the 7th Workshop on Post-Binary Ultra Large Scale Integration Systems (ULSI’98) in association with ISMVL’98, Fukuoka, Japan, May 1998. IEEE Press.
15. Utsumi T., Kamiura N., Nata Y., and Yamato K. Multiple-valued programmable logic arrays with universal literals. In Proc. of the 27th Int. Symposium on Miltiple- Valued Logic (ISMVL’97), pages 169–174, Nova Scotia, Canada, May 1997. IEEECS- Press.
16. Hata Y. and K. Yamato. Multiple-valued logic functions represented by tsum, tproduct, not and variables. In Proc. of the 23th Int. Symposium on Miltiple- Valued Logic (ISMVL’93), pages 222–227. IEEE-CS-Press, May 1993.
17. D. C. Rine. An Introduction to Multiple-Valued Logic. North-Holland, Amsterdam, 1977.
18. Miller J. An empirical study of the efficiency of learning boolean functions using a cartesian genetic programming approach. In Proc. of the Genetic and Evolutionary Computation Conference (GECCO’99), volume 1 of ISBN 1-55860-611-4, pages 1135–1142, Orlando, USA, July 1999. Morgan Kaufmann, San Francisco, CA.
19. Miller J. Digital filter design at gate-level using evolutionary algorithms. In Proc. of the Genetic and Evolutionary Computation Conference (GECCO’99), volume 1 of ISBN 1-55860-611-4, pages 1127–1143, Orlando, USA, July 1999. Morgan Kaufmann, San Francisco, CA.
20. Miller J.F., Kalganova T., Lipnitskaya N., and Job D. The genetic algorithm as a discovery engine: Strange circuits and new principles. In Proc. of the AISB’99 Symposium on Creative Evolutionary Systems, CES’99, ISBN 1-902956-03-6, pages 65–74. Edinburgh, UK, The Society for the Study of Arificial Intelligence and Simulation of Behaviour, April 1999.
21. Coello C. A., Christiansen A. D., and Hernndez A. A. Use of evolutionary techniques to automate the design of combinational circuits. International Journal of Smart Engineering System Design, 1999.