Reconfigurable processors for high-performance, embedded digital signal processing

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1673, Issue , 1999, Pages 1-10

  Graham, Paul ^a   Nelson, Brent ^a  

^a BRIGHAM YOUNG UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL SIGNAL PROCESSORS; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE;

AREA COST; DSP CORE; PERFORMANCE BENEFITS; PROPOSED ARCHITECTURES; RECONFIGURABLE; RECONFIGURABLE LOGIC; RECONFIGURABLE PROCESSORS; SIGNAL PROCESSING APPLICATIONS;

DIGITAL SIGNAL PROCESSING;

EID: 84956868075     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-48302-1_1     Document Type: Conference Paper

References (18)

1. P. Graham and B. Nelson. FPGA-based sonar processing. In Proceedings of the Sixth ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA’98), pages 201-208. ACM/SIGDA, ACM, 1998. 1, 3, 4, 6, 8
2. P. Graham and B. Nelson. Frequency-domain sonar processing in FPGAs and DSPs. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’98). IEEE Computer Society, IEEE Computer Society Press, 1998. 1
3. Rahul Razdan. Programmable Reduced Instruction Set Computers. PhD thesis, Harvard University, Cambridge,MA, May 1994. 2
4. R. D. Wittig and P. Chow. OneChip: An FPGA processor with reconfigurable logic. In J. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 126-135, Napa, CA, April 1996. 2
5. Scott Hauck, Thomas W. Fry, Matthew M. Hosler, and Jeffery P. Kao. The Chimaera reconfigurable functional unit. In Kenneth L. Pocek and Jeffery Arnold, editors, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 87-96. IEEE Computer Society, IEEE Computer Society Press, April 1997. 2
6. John R. Hauser and John Wawrzynek. GARP: A MIPS processor with a reconfigurable coprocessor. In J. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 12-21, Napa, CA, April 1997. 2, 6, 7
7. Charle R. Rupp, Mark Landguth, Tim Garverick, Edson Gomersall, Harry Holt, Jeffery M. Arnold, and Maya Gokhale. The NAPA adaptave processing archi- tecture. In Kenneth L. Pocek and Jeffrey M. Arnold, editors, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’98), pages 28-37. IEEE Computer Society, IEEE Computer Society Press, April 1998. 2
8. Jeffery A. Jacob and Paul Chow. Memory interfacing and instruction specification for reconfigurable processors. In Proceedings of the Seventh ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA’99), pages 145-154. ACM/SIGDA, ACM, 1999. 2
9. Arthur Abnous and Jan Rabaey. Ultra-low-power domain-specific multimedia processors. In Proceedings of the IEEE VLSI Signal Processing Workshop. IEEE, IEEE, October 1996. 2
10. Arthur Abnous, Katsunori Seno, Yuji Ichikawa, Marlene Wan, and Jan Rabaey. Evaluation of a low-power reconfigurable DSP architecture. In Proceedings of the Reconfigurable Architectures Workshop, March 1998. 2
11. Scott Hauck. Configuration prefetch for single context reconfigurable coprocessors. In Proceedings of the Sixth ACM/SIGDA International Symposium on Field- Programmable Gate Arrays (FPGA’98), pages 65-74. ACM/SIGDA, ACM, 1999. 3
12. Joe E. Brewer, L. Gray Miller, Ira H. Gilbert, Joseph F. Melia, and Doug Garde. A single-chip digital signal processing subsystem. In R. Mike Lea and Stuart Tewksbury, editors, Proceedings of the Sixth Annual IEEE International Conference on Wafer Scale Integration, pages 265-272, Piscataway, NJ, 1994. IEEE, IEEE. 4, 7
13. Csaba Andras Moritz, Donald Yeung, and Anant Agarwal. Exploring optimal cost-performance designs for Raw microprocessors. In Kenneth L. Pocek and Jeffery M. Arnold, editors, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’98), pages 12-27. IEEE Computer Society, IEEE Computer Society Press, 1998. 4
14. Paul Graham and Brent Nelson. FPGAs and DSPs for sonar processing-inner loop computations. Technical Report CCL-1998-GN-1, Configurable Computating Laboratory, Electrical and Computer Engineering Department, Brigham Young University, 1998. 6
15. Garrick Blalock. The BDTImark: A measure of DSP execution speed. Technical report, Berkeley Design Technology, Inc., 1997. Available at http://www.bdti.com/articles/wtpaper.htm. 6
16. Alan Marshall, Tony Stansfield, Igor Kostarnov, Jean Vuillemin, and Brad Hutchings. A reconfigurable arithmetic array for multimedia applications. In Proceedings of the Seventh ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA’99), pages 135-143. ACM/SIGDA, ACM, 1999. 6
17. Alireza Kaviani, Daniel Vranesic, and Stephen Brown. Computational field programmable architecture. In Proceedings for the IEEE Custom Integrated Circuits Conference (CICC’98), pages 1221-1224. IEEE, IEEE, 1998. 6
18. André DeHon. Reconfigurable Architectures for General-Purpose Computing. PhD thesis, Massachusetts Institute of Technology, September 1996. 7