-
1
-
-
0032674656
-
Policy optimization for dynamic power management
-
L. Benini, A. Bogliolo, G.A. Paleologo and G. De Micheli, "Policy optimization for dynamic power management," IEEE Trans. on Computer-Aided Design, Vol. 18, No. 6 (1999), pages 813-833.
-
(1999)
IEEE Trans. on Computer-Aided Design
, vol.18
, Issue.6
, pp. 813-833
-
-
Benini, L.1
Bogliolo, A.2
Paleologo, G.A.3
De Micheli, G.4
-
4
-
-
0032640879
-
Cycle-Accurate Simulation of Energy Consumption in Embedded Systems
-
T. Simunic, L. Benini, G. De Micheli, "Cycle-Accurate Simulation of Energy Consumption in Embedded Systems," In Proc. Design Automation Conference, pp.867-872, 1999.
-
(1999)
Proc. Design Automation Conference
, pp. 867-872
-
-
Simunic, T.1
Benini, L.2
De Micheli, G.3
-
6
-
-
0028722375
-
Power Analysis of Embedded Software: A First Step Towards Software Power Minimization
-
December
-
V. Tiwari, S. Malik, A. Wolfe, "Power Analysis of Embedded Software: A First Step Towards Software Power Minimization," IEEE Transactions on VLSI Systems, vol. 2, no.4, pp.437-445, December 1994.
-
(1994)
IEEE Transactions on VLSI Systems
, vol.2
, Issue.4
, pp. 437-445
-
-
Tiwari, V.1
Malik, S.2
Wolfe, A.3
-
8
-
-
0029540358
-
Evaluation of architecture-level power estimation for CMOS RISC processors
-
Oct.
-
T. Sato, Y. Ootaguro, M. Nagamatsu, and H. Tago, "Evaluation of architecture-level power estimation for CMOS RISC processors," In Proc. Symp. Low Power Electronics, pages 44-45, Oct. 1995.
-
(1995)
Proc. Symp. Low Power Electronics
, pp. 44-45
-
-
Sato, T.1
Ootaguro, Y.2
Nagamatsu, M.3
Tago, H.4
-
11
-
-
0034841273
-
JouleTrack - A Web Based Tool for Software Energy Profiling
-
Las Vegas, Nevada, USA, June
-
Sinha A., et.al., "JouleTrack - A Web Based Tool for Software Energy Profiling, "In Proc. Design Automation Conference, Las Vegas, Nevada, USA, June 2001.
-
(2001)
Proc. Design Automation Conference
-
-
Sinha, A.1
-
12
-
-
46249102434
-
Microprocessor power analysis by labeled simulation
-
Mar.
-
C-T Hsieh, L-S. Chen, and M. Pedram, "Microprocessor power analysis by labeled simulation," Proc. of Design Automation and Test in Europe, Mar. 2001, pp. 182-189.
-
(2001)
Proc. of Design Automation and Test in Europe
, pp. 182-189
-
-
Hsieh, C.-T.1
Chen, L.-S.2
Pedram, M.3
-
13
-
-
0030701182
-
Cycle-Accurate MacroModels for RT-Level Power Analyis
-
August
-
Q. Qiu, Q. Wu, and M. Pedram, "Cycle-Accurate MacroModels for RT-Level Power Analyis," Proceedings of 1997 International Symposium on Low Power Electronics and Design, pp. 125-130, August 1997.
-
(1997)
Proceedings of 1997 International Symposium on Low Power Electronics and Design
, pp. 125-130
-
-
Qiu, Q.1
Wu, Q.2
Pedram, M.3
-
14
-
-
84954427557
-
-
XILINX Inc. http://www.xilinx.com.
-
-
-
-
16
-
-
0030709173
-
Statistical Design of Macro-models For RT-Level Power Evaluation
-
January
-
Q. Wu, C. Ding, C. Hsieh, and M. Pedram. "Statistical Design of Macro-models For RT-Level Power Evaluation," In Proc. of the Asia and South Pacific Design Automation Conference, pp.523-528, January 1997.
-
(1997)
Proc. of the Asia and South Pacific Design Automation Conference
, pp. 523-528
-
-
Wu, Q.1
Ding, C.2
Hsieh, C.3
Pedram, M.4
-
19
-
-
0005466794
-
A Power Modeling and Estimation Framework for VLIW-based Embedded Systems
-
September
-
L. Benini, D. Bruni, M. Chinosi, C. Silvano, V. Zaccaria, R. Zafalon, "A Power Modeling and Estimation Framework for VLIW-based Embedded Systems," In Proc. Int. Workshop on Power And Timing Modeling, Optimization and Simulation PATMOS, September, 2001.
-
(2001)
Proc. Int. Workshop on Power and Timing Modeling, Optimization and Simulation PATMOS
-
-
Benini, L.1
Bruni, D.2
Chinosi, M.3
Silvano, C.4
Zaccaria, V.5
Zafalon, R.6
-
21
-
-
84954448882
-
-
austriamicrosystems AG. http://www.austriamicrosystems.com
-
-
-
|