Current-driven wire planning for electromigration avoidance in analog circuits

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2003-January, Issue , 2003, Pages 783-788

  Lienig, J ^a   Jerke, G ^b  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

^b ROBERT BOSCH GMBH   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG CIRCUITS; COMPUTER AIDED DESIGN; DESIGN; ELECTROMIGRATION; RECONFIGURABLE HARDWARE; WIRE;

ANALOG CIRCUIT DESIGN; BRANCH CURRENTS; CIRCUIT FEATURES; CURRENT-DRIVEN; DETAILED ROUTING; MULTI TERMINALS; PHYSICAL DESIGN; PREMATURE FAILURES;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 84954409674     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2003.1195125     Document Type: Conference Paper

References (16)

1. J. R. Black, "Electromigration - a brief survey and some recent results", Proc. IEEE Int. Reliability Physics Symposium, Dec. 1968, pp. 338-347.
2. F. M. D'Heurle, "Electromigration and failure in electronics: an introduction", Proc. of the IEEE, Vol. 59, no. 10, 1971, pp. 1409-1417.
3. D. Young, A. Christou, "Failure mechanism models for electromigration", IEEE Trans. on Reliability, Vol. 43, no. 2, 1994, pp. 186-192.
4. Z. A. Syed, A. Gamal, "Single layer routing of power and ground networks in integrated circuits", Journal of Digital Systems, vol. VI, no. 1, 1982, pp. 53-63.
5. H.-J. Rothermel, D. A. Mlynski, "Automatic variable-width routing for VLSI", IEEE TCAD, vol. CAD-2, no. 4, Oct. 1983, pp. 271-284.
6. A. S. Moulton, "Laying the power and ground wires on a VLSI chip", Proc. Design Automation Conf., 1983, pp. 754-755.
7. S. Haruyama, D. Fussel, "A new area-efficient power routing algorithm for VLSI layout", Proc. ICCAD, 1987, pp. 38-41.
8. S. Chowdhury, "An automated design of minimum-area IC power/ground nets", Proc. Design Automation Conf., 1987, pp. 223-229.
9. T. Mitsuhashi, E. S. Kuh, "Power and ground network topology optimization", Proc. Design Automation Conf., 1992, pp. 524-529.
10. J.-S. Yim, S.-O. Bae, Ch.-M. Kyung, "A floorplan-based planning methodology for power and clock distribution in ASICs", Proc. Design Automation Conf., 1999, pp. 766-771.
11. X.-D. Tan, et.al., "Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings", Proc. Design Automation Conf., 1999, pp. 78-83.
12. T. Adler, E. Barke, "Single step current driven routing of multiterminal signal nets for analog applications", Proc. Design, Automation and Test in Europe (DATE), 2000, pp. 446-450.
13. T. Adler, et. al. "A current driven routing and verification methodology for analog applications", Proc. Design Automation Conf., 2000, pp. 385-389.
14. J. Lienig, G. Jerke, T. Adler, "Electromigration avoidance in analog circuits: two methodologies for current-driven routing ", Proc. ASP-DAC/VLSI Design 2002, pp. 372-378.
15. J. R. Black, "Physics of electromigration", Proc. IEEE Int. Reliability Physics Symposium, 1983, pp. 142-149.
16. G. Jerke, J. Lienig, "Hierarchical current density verification for electromigration analysis in arbitrarily shaped metallization patterns of analog circuits", Proc. Design, Automation and Test in Europe (DATE), 2002, pp. 464-469.