-
1
-
-
0021471901
-
Fault Tolerance by Design Diversity: Concepts and Experiments
-
August
-
Avizienis, A. and Kelly, J.P.J.: 'Fault Tolerance by Design Diversity: Concepts and Experiments', IEEE Computer, August 1984, 17 (8), pp 67-80.
-
(1984)
IEEE Computer
, vol.17
, Issue.8
, pp. 67-80
-
-
Avizienis, A.1
Kelly, J.P.J.2
-
2
-
-
0025235180
-
A Taxonomy of Reconfiguration Techniques for Fault-Tolerant Processor Arrays
-
January
-
Chean, M. and Fortes, J. (1990) 'A Taxonomy of Reconfiguration Techniques for Fault-Tolerant Processor Arrays', IEEE Computer, pp 55-69, January.
-
(1990)
IEEE Computer
, pp. 55-69
-
-
Chean, M.1
Fortes, J.2
-
3
-
-
0031361260
-
Node-covering, Error-correcting Codes and Multiprocessors with Very High Average Fault Tolerance
-
Dutt, S. and Mahapatra, N. (1997) 'Node-covering, Error-correcting Codes and Multiprocessors with Very High Average Fault Tolerance', IEEE Transactions on Computers 46 (9), pp 997-1014.
-
(1997)
IEEE Transactions on Computers
, vol.46
, Issue.9
, pp. 997-1014
-
-
Dutt, S.1
Mahapatra, N.2
-
4
-
-
0022149441
-
Gracefully Degradable Processor Arrays
-
Fortes, J. and Raghavendra, C. (1985) 'Gracefully Degradable Processor Arrays', IEEE Transactions on Computers, 34 (11), pp 1033-1043.
-
(1985)
IEEE Transactions on Computers
, vol.34
, Issue.11
, pp. 1033-1043
-
-
Fortes, J.1
Raghavendra, C.2
-
5
-
-
0034172002
-
Towards Robust Integrated Circuits: The Embryonics Approach
-
April
-
D. Mange, M. Sipper, A. Stauffer, G. Tempesti. Towards Robust Integrated Circuits: The Embryonics Approach. Proceedings of the IEEE, 88 (4), April 2000, pp. 516-541.
-
(2000)
Proceedings of the IEEE
, vol.88
, Issue.4
, pp. 516-541
-
-
Mange, D.1
Sipper, M.2
Stauffer, A.3
Tempesti, G.4
-
6
-
-
0000002024
-
Embryonics: A Bio-Inspired Cellular Architecture with Fault-Tolerant Properties
-
July
-
Ortega, C., Mange, D., Smith, S.L. and Tyrrell, A.M. Embryonics: A Bio-Inspired Cellular Architecture with Fault-Tolerant Properties, Journal of Genetic Programming and Evolvable Machines, 1 (3), July 2000, pp 187-215.
-
(2000)
Journal of Genetic Programming and Evolvable Machines
, vol.1
, Issue.3
, pp. 187-215
-
-
Ortega, C.1
Mange, D.2
Smith, S.L.3
Tyrrell, A.M.4
-
8
-
-
0030406932
-
Evolutionary Techniques for Fault Tolerance
-
IEE Conference Publication No. 427
-
A. Thompson. Evolutionary Techniques for Fault Tolerance. Proc. UKACC Int. Conf. on Control (CONTROL'96), IEE Conference Publication No. 427, 1996, pp 693-698.
-
(1996)
Proc. UKACC Int. Conf. on Control (CONTROL'96)
, pp. 693-698
-
-
Thompson, A.1
-
9
-
-
84937429870
-
The Intrinsic Evolution of Virtex Devices through Internet Reconfigurable Logic
-
Springer-Verlag, April
-
Hollingworth, G.S., Smith, S.L. and Tyrrell, A.M. 'The Intrinsic Evolution of Virtex Devices through Internet Reconfigurable Logic', in Lecture Notes in Computer Science, Springer-Verlag, April 2000, pp 72-79.
-
(2000)
Lecture Notes in Computer Science
, pp. 72-79
-
-
Hollingworth, G.S.1
Smith, S.L.2
Tyrrell, A.M.3
-
11
-
-
84937407586
-
Understanding Inherent Qualities of Evolved Circuits: Evolutionary history as a predictor of fault tolerance
-
Proc. 3rd Int. Conf. on Evolvable Systems (ICES 2000): From biology to hardware, Springer-Verlag, Ed. J. Miller and A. Thompson and P. Thomson and T. Fogarty
-
P. Layzell and A. Thompson. Understanding Inherent Qualities of Evolved Circuits: Evolutionary history as a predictor of fault tolerance. Proc. 3rd Int. Conf. on Evolvable Systems (ICES 2000): From biology to hardware, Springer-Verlag, LNCS 1801 Ed. J. Miller and A. Thompson and P. Thomson and T. Fogarty, 2000, pp 133-144.
-
(2000)
LNCS
, vol.1801
, pp. 133-144
-
-
Layzell, P.1
Thompson, A.2
-
12
-
-
0034260106
-
Fault-tolerant evolvable hardware using field-programmable transistor arrays
-
D. Keymeulen and A. Stoica and R. Zebulum. Fault-tolerant evolvable hardware using field-programmable transistor arrays. IEEE Transactions on Reliability, 49 (3), 2000.
-
(2000)
IEEE Transactions on Reliability
, vol.49
, Issue.3
-
-
Keymeulen, D.1
Stoica, A.2
Zebulum, R.3
-
13
-
-
84949745492
-
-
Published in JBits 2.0.1 documentation
-
Xilinx. Jbits documentation, 1999. Published in JBits 2.0.1 documentation.
-
(1999)
Jbits Documentation
-
-
Xilinx1
-
17
-
-
84958971631
-
Hardware evolution at functional level
-
M. Murakawa, S. Yoshizawa, I. Kajitani, T. Furuya, M. Iwata, and T. Higuchi. Hardware evolution at functional level. In International conference on Evolutionary Compulation: The 4th Conference on Parallel Problem Solving from Nature, pages 62-71, 1996.
-
(1996)
International Conference on Evolutionary Compulation: The 4th Conference on Parallel Problem Solving from Nature
, pp. 62-71
-
-
Murakawa, M.1
Yoshizawa, S.2
Kajitani, I.3
Furuya, T.4
Iwata, M.5
Higuchi, T.6
-
18
-
-
84958636269
-
Promises and Challenges of Evolvable Hardware
-
International Conference on Evolvable Systems: From Biology to Hardware, Springer Verlag
-
Yao, X. and Higuchi, T.: 'Promises and Challenges of Evolvable Hardware', International Conference on Evolvable Systems: From Biology to Hardware, Lecture Notes in Computer Science 1062, Springer Verlag, 1996, pp 55-78.
-
(1996)
Lecture Notes in Computer Science
, vol.1062
, pp. 55-78
-
-
Yao, X.1
Higuchi, T.2
-
19
-
-
84958970348
-
Evolution of digital filters using a gate array model
-
Poli et al., editor, Evolutionary Image Analysis, Signal Processing and Telecommunications, Springer
-
J. F. Miller. Evolution of digital filters using a gate array model. In Poli et al., editor, Evolutionary Image Analysis, Signal Processing and Telecommunications, volume 1596 of LNCS, pages 17-30. Springer, 1999.
-
(1999)
LNCS
, vol.1596
, pp. 17-30
-
-
Miller, J.F.1
|