Mapping DSP applications to a high-performance reconfigurable coarse-grain data-path

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3203, Issue , 2004, Pages 868-873

  Galanis, M D ^a   Theodoridis, G ^b   Tragoudas, S ^c   Soudris, D ^d   Goutis, C E ^a  

^a UNIVERSITY OF PATRAS   (Greece)

^b ARISTOTLE UNIVERSITY OF THESSALONIKI   (Greece)

^c Southern Illinois University   (United States)

^d DEMOCRITUS UNIVERSITY OF THRACE   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL SIGNAL PROCESSING; MAPPING;

COARSE-GRAIN COMPONENT; DATA PATHS; DSP APPLICATION; DSP BENCHMARKS; MAPPING APPLICATIONS; PERFORMANCE DATA; RECONFIGURABLE COARSE-GRAIN DATA-PATH; RECONFIGURABLE PLAT-FORMS;

BENCHMARKING;

EID: 84947917161     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30117-2_91     Document Type: Conference Paper

References (7)

1. Hartenstein, R.: A Decade of Reconfigurable Computing: A Visionary Retrospective. Proc. of Design and Test in Europe (DATE) (2001) 642-649
2. Corazao, M. R., et al.: Performance Optimization Using Template Mapping for Datapath- Intensive High-Level Synthesis. IEEE Trans. on Computer Aided Design, vol.15, no. 2 (1996) 877-888
3. Kastner, R., et al.: Instruction Generation for Hybrid Reconfigurable Systems. ACM Trans. on Design Automation of Embedded Systems, vol. 7, no.4 (2002) 605-627
4. Cong, J., et al.: Application-Specific Instruction Generation for Configurable Processor Architectures. Proc. of the ACM Int. Symposium on FPGA (2004) 183-189
5. De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw-Hill (1994)
6. Leiserson, C.E.: Fat-Trees: Universal Networks for Hardware Efficient Supercomputing. IEEE Transactions on Computers, vol. 43, no. 10 (1985) 892-901
7. Synopsys Design Compiler©: www.synopsys.com (2004)