Nonvolatile Processor Architecture Exploration for Energy-Harvesting Applications

IEEE Micro

Volumn 35, Issue 5, 2015, Pages 32-40

  Ma, Kaisheng ^a   Li, Xueqing ^a   Li, Shuangchen ^b   Liu, Yongpan ^c   Sampson, John Jack ^a   Xie, Yuan ^b   Narayanan, Vijaykrishnan ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c TSINGHUA UNIVERSITY   (China)

Author keywords

architecture; energy harvesting; nonvolatile processor

Indexed keywords

ARCHITECTURE; COMPUTER ARCHITECTURE; INTEGRATED CIRCUIT DESIGN; INTERNET OF THINGS;

BATTERY-LESS; DESIGN FACTORS; FORWARD COMPUTATION; INTERNET OF THING (IOT); IOT APPLICATIONS; NON-VOLATILE; POWER SUPPLY; PROCESSOR ARCHITECTURE EXPLORATIONS;

ENERGY HARVESTING;

EID: 84946564730     PISSN: 02721732     EISSN: None     Source Type: Journal    
DOI: 10.1109/MM.2015.88     Document Type: Article

References (8)

1. S. Kimet al., "Ambient RF Energy-Harvesting Technologies for Self-Sustainable Standalone Wireless Sensor Platforms," Proc. IEEE, vol. 102, no. 11, 2014, pp. 1649-1666.
2. X. Li et al., "RF-PoweredSystemsUsing Steep-Slope Devices," Proc. IEEE 12th Int'l New Circuits andSystemsConf., 2014, pp. 73-76.
3. K. Ma et al., "Architecture Exploration for Ambient Energy Harvesting Nonvolatile Processors," Proc. Int'l Symp. High-Performance Computer Architecture, 2015, pp. 526-537.
4. T. Miwa et al., "NV-SRAM: A Nonvolatile SRAM with Backup Ferroelectric Capacitors," IEEE J. Solid-State Circuits, vol. 36, no. 3, 2001, pp. 522-527.
5. Y. Wang et al., "A 3us Wake-up Time Nonvolatile Processor Based on Ferroelectric Flip-Flops," Proc. 4th European Solid-State Circuits Conf., 2012, pp. 149-152.
6. H. Noguchi et al., "7.5 A 3.3 ns-Access-Time 71.2lW/MHz 1Mb Embedded STTMRAM Using Physically Eliminated Read-Disturb Scheme and Normally-Off Memory Architecture," Proc. IEEE Int'l Solid-State Circuits Conf., 2015, pp. 1-3.
7. G. De Sandre et al., "A 90nm 4Mb Embedded Phase-Change Memory with 1.2 V 12ns Read Access Time and 1MB/s Write Throughput," Proc. IEEE Int'l Solid-State Circuits Conf., 2010, pp. 268-269.
8. M.-F. Chang et al., "19.4 Embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V Read Using Swing-Sample-and-Couple Sense Amplifier and Self-Boost-Write-Termination Scheme," Proc. IEEE Int'l Solid-State Circuits Conf., 2014, pp. 332-333.