CACO-PS: A general purpose cycle-accurate configurable power simulator

Proceedings - 16th Symposium on Integrated Circuits and Systems Design, SBCCI 2003

Volumn , Issue , 2003, Pages 349-354

  Beck, A C S ^a   Mattos, J C B ^a   Wagner, F R ^a   Carro, L ^a  

^a FEDERAL UNIVERSITY OF RIO GRANDE DO SUL   (Brazil)

Author keywords

Design methodology; Embedded system; Energy consumption; Hardware; Integrated circuit modeling; Java; Microcontrollers; Power dissipation; Power system modeling; Registers

Indexed keywords

ABSTRACTING; COMPUTER HARDWARE; COMPUTER SOFTWARE; DESIGN; ELECTRIC LOSSES; EMBEDDED SYSTEMS; ENERGY DISSIPATION; ENERGY UTILIZATION; INTEGRATED CIRCUITS; JAVA PROGRAMMING LANGUAGE; MICROCONTROLLERS; SIMULATORS; SYSTEMS ANALYSIS;

DESIGN METHODOLOGY; INTEGRATED CIRCUIT MODELING; JAVA; POWER SYSTEM MODEL; REGISTERS;

COMPUTER ARCHITECTURE;

EID: 84945339970     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2003.1232852     Document Type: Conference Paper

References (12)

1. M. Schlett. "Trends in Embedded-Microprocessor Design". Computer, vol. 31, n. 8, 1998, pp. 44-49
2. V. Tiwari, S. Malik, A. Wolfe. "Power Analysis of Embedded Software: a First Step Towards Software Power Minimization". IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 2, n. 4, 1994, pp. 437-445.
3. V. Dalal, C.P. Ravikumar. "Software Power Optimizations in an Embedded System". VLSI Design Conference, IEEE Computer Science Press. 2001, pp. 254-259
4. K. Choi, A. Chatterjee. "Efficient Instruction-Level Optimization Methodology for Low-Power Embedded Systems". International Symposium on System Synthesis. ACM, 2001, pp. 147-152.
5. R. Chen, M.J. Irwin, R. Bajwa. "Architecture-Level Power Estimation and Design Experiments". ACM Transactions on Design Automation of Electronic Systems, vol. 6, n. 1, 2001, pp. 50-66.
6. T. Givargis, F. Vahid, J. Henkel. "System-Level Exploration for Pareto-optimal Configurations in Parameterized Systems-on-a-chip". International Conference on Computer-Aided Design, San Jose, Nov. 2001.
7. G. Stitt, F. Vahid, T. Givargis, R. Lysecky. "A First-Step Towards an Architecture Tuning Methodology". International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES). 2000.
8. T. Simunié, L. Benini, G. De Micheli. "Cycle-Accurate Simulation of Energy Comsumption in Embedded Systems". Design Automation Conference (DAC), ACM, 1999
9. P. Landman, J. Rabaey. "Activity-Sensistive Architectural Power Analysis". IEEE Transactions on CAD of Integrated Circuits, vol. 15, n. 6, 1996, pp. 571-587
10. D. Liu, C. Svensson. "Power Consumption Estimation in CMOS VLSI Chips". IEEE Journal of Solid-State Circuits, vol. 29, no. 6, 1994, pp. 663-670
11. S. Wilton, N. Jouppi. "CACTI: An Enhanced Cache Access and Cycle Time Model". IEEE Journal of Solid-State Circuits, vol. 31, no. 5, 1996, pp. 677-688
12. S. A. Ito, L. Carro, R. P. Jacobi. "Making Java Work for Microcontroller Applications", IEEE Design & Test of Computers, vol. 18, n. 5, 2001, pp. 100-110