Standardization of the transmission line pulse (TLP) methodology for electrostatic discharge (ESD)

Electrical Overstress/Electrostatic Discharge Symposium Proceedings

Volumn 2003-January, Issue , 2003, Pages

  Voldman, Steven H ^a   Ashton, Robert ^b   Barth, Jon ^c   Bennett, David ^d   Bernier, Joseph ^e   Chaine, Michael ^f   Daughton, Jeffrey ^g   Grund, Evan ^h   Farris, Marti ^g   Gieser, Horst ⁱ   Henry, Leo G ^j   Hopkins, Mike ^d   Hyatt, Hugh ^k   Natarajan, M I ^l   Juliano, Patrick ^m   Maloney, Timothy J ^g   McCaffrey, Brenda ^b   Ting, Larry ⁿ   Worley, Eugene ^o  

^a IBM   (United States)

^b White Mountain Labs Inc   (United States)

^c Barth Electronics Inc   (United States)

^d Thermo Keytek Inc   (United States)

^e INTERSIL CORPORATION   (United States)

^f Micron Corporation   (United States)

^g INTEL CORPORATION   (United States)

^h Oryx Instruments Inc   (United States)

ⁱ FRAUNHOFER GESELLSCHAFT   (Germany)

^j Leo G Henry Consulting Inc   (United States)

^k Hyger Physics Inc   (United States)

^l IMEC   (Belgium)

^m HEWLETT PACKARD COMPANY   (United States)

ⁿ TEXAS INSTRUMENTS   (United States)

^o Conexant Inc ^*  (United States)

more..

Author keywords

[No Author keywords available]

Indexed keywords

ELECTROSTATIC DISCHARGE; STANDARDIZATION; TRANSMISSION LINE THEORY;

STANDARD PRACTICES; TRANSMISSION LINE PULSE; TRANSMISSION LINE PULSE TESTING;

ELECTROSTATIC DEVICES;

EID: 84945206072     PISSN: 07395159     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. D.C. Wunsch and R.R. Bell, "Determination of Threshold Failure Levels of Semiconductor diodes and transistors due to Pulse Voltage," IEEE Transactions of Nuclear Science, NS-15, Dec. 1968, pp. 244-236.
2. D. M. Tasca, "Pulse Power Failure Modes in Semiconductors," IEEE Transactions on Nuclear Science, NS-17,Dec. 1970, pp.364-372.
3. W.D. Brown, "Semiconductor Device Degradation by High Amplitude Current Pulses," IEEE Transactions of Nuclear Science," NS-19, Dec. 1972, pp.68-75.
4. T. Maloney and N. Khurana, "Transmission Line Pulse Technique for Circuit Modeling and ESD Phenomena," EOS/ESD Symposium Proceedings, 1985, pp.49-54.
5. Khurana, T. Maloney, W. Yeh, "ESD on CHMOS Devices-Equivalent Circuits, Physical Models, and Failure Mechanisms," International Reliability Physics Symposium, 1985, pp.212-223.
6. R. Ashton, "Modified Transmission Line Pulse System and Transistor Test Structures for the Study of ESD," IEEE 1995 International Conference on Microelectronic Test Structures," Nara, Japan, Vol. 8, 1995, pp.127-132.
7. J. Barth, J. Richner, K. Verhaege, and L. G. Henry, " TLP Calibration, Correlation, Standards, and New Techniques," EOS/ESD Symposium Proceedings, 2000, pp.85-97.
8. H. Hyatt, J. Harris, A. Alanzo, P. Bellew, " TLP Measurements for Verification of ESD Protection Device Response," EOS/ESD Symposium Proceedings, 2000, pp.111-121.
9. T. Smedes, R. Velghe, R. Ruth, A. Huitsing, "The Application of TLP for the ESD Analysis of Integrated Circuits," EOS/ESD Symposium Proceedings, 2001.
10. B. Keppens, V. De Heyn, N. Mahadeva, G. Groeseneken, "Contributions to Standardization of Transmission Line Pulse Testing Methodology," EOS/ESD Symposium Proceedings, 2001.
11. J. Lee, M. Hoque, J. Liou, G. Croft, W. Young, and J. Bernier, " A Method for Determining a Transmission Line Pulse Shape that Produces Equivalent Results to Human Body Model Testing Methods," EOS/ESD Symposium Proceedings, 2000, pp.97-105.
12. J. Barth, and J. Richter, "Correlation Considerations: Real HBM to TLP and HBM Testors," EOS/ESD Symposium Proceedings, 2001.
13. M. Bridgewood, Y. Fu, "A Comparison of Threshold Damage Process in Thick Field Oxide Protection Devices Following Square Pulse and Human Body Model Injection," EOS/ESD Symposium Proceedings, 1988, pp.129-136.
14. D. Pierce, W. Shiley, B. Mulcahy, K. Wagner, M. Wunder, "Electrical Overstress Testing of a 256 K UVEPROM to Rectangular and Double Exponential Pulses," EOS/ESD Symposium Proceedings, 1988, pp.137-146.
15. J. Wu, P. Juliano, and E. Rosenbaum, "Breakdown and Latent Damage of Ultra-Thin Gate Oxides under ESD Stress Conditions," EOS/ESD Symposium Proceedings, 2000, pp. 287-296.
16. K. Banerjee, A. Amerasekera, J. A. Kittl, and C. Hu, " High Current Effects in Silicide Films for Sub-0.25 um VLSI Technologies," International Reliability Physics Symposium Proceedings, 1998, pp. 284-293.
17. S. Voldman et al., "High Current Transmission Line Pulse Characterization of Aluminum and Copper Interconnects for Advanced CMOS Semiconductor Technologies," International Reliability Physics Symposium, 1998, pp.144-154.
18. S. Voldman, P. Juliano, R. Johnson, L. Lanzerotti, A. Joseph, S. Furkay, E. Rosenbaum, J. Dunn, D. Harame and B. Meyerson, "Electrostatic Discharge and High Current Pulse Characterization of Epitaxial Base Silicon Germanium Heterojunction Bipolar Transistors," International Reliability Physics Symposium Proceedings, 2000, pp. 310-316.
19. A. Weger, S. Voldman, P. Sanda, and M. McManus, "A Transmission Line Pulse (TLP)-Picosecond Current Analysis (PICA) Tool for Evaluation of ESD and Latchup," International Reliability Physics Symposium Proceedings, 2003.
20. S. Bychikhin et al., "Investigations of ESD Protection Elements Under High Current Stress in CDM-like Time Domain Using Backside Interferometry," EOS/ESD Symposium, 2002, pp. 387-395.
21. H. Gieser et al., "Very fast transmission line pulse of integrated structures and the charged device model," EOS/ESD Proceedings, 1993.