Hardware synthesis from software-oriented UML descriptions

Proceedings - International Workshop on Microprocessor Test and Verification

Volumn 2015-April, Issue , 2015, Pages 33-38

  Lora, Michele ^a   Martinelli, Francesco ^a   Fummi, Franco ^a,b  

^a UNIVERSITY OF VERONA   (Italy)

^b EDALab Srl   (Italy)

Author keywords

Components reuse; HW synthesis; UML State Diagram

Indexed keywords

UNIFIED MODELING LANGUAGE;

COMMERCIAL DESIGN; COMPONENTS REUSE; HARDWARE SYNTHESIS; MODEL OF COMPUTATION; MODEL- BASED DESIGNS; STATE DIAGRAM; UML MODELING LANGUAGES; UML STATE MACHINE;

COMPUTER HARDWARE DESCRIPTION LANGUAGES;

EID: 84945198205     PISSN: 15504093     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MTV.2014.11     Document Type: Conference Paper

References (13)

1. R. Chen, M. Sgroi, L. Lavagno, G. Martin, A. Sangiovanni-Vincentelli, and J. Rabaey, "Embedded system design using UML and platforms," in System Specification & Design Languages. Springer, 2003, pp. 119-128.
2. A. J. Kornecki and J. Zalewski, "Hardware certification for real-time safety-critical systems: State of the art," Annual Reviews in Control, vol. 34, no. 1, pp. 163-174, 2010.
3. L. Di Guglielmo, F. Fummi, G. Pravadelli, F. Stefanni, and S. Vinco, "UNIVERCM: the UNIversal VERsatile Computational Model for heterogeneous system integration," IEEE Transactions on Computers, vol. 62, no. 2, pp. 225-241, 2013.
4. G. Di Guglielmo, L. Di Guglielmo, A. Foltinek, M. Fujita, F. Fummi, C. Marconcini, and G. Pravadelli, "On the integration of model-driven design and dynamic assertion-based verification for embedded software," Journal of Systems and Software, vol. 86, no. 8, 2013.
5. F. P. Coyle and M. A. Thornton, "From UML to HDL: a model driven architectural approach to hardware-software co-design," in Information systems: new generations conference (ISNG), vol. 1, 2005, pp. 88-93.
6. W. E. McUmber and B. H. Cheng, "UML-based analysis of embedded systems using a mapping to VHDL," in High-Assurance Systems Engineering, 1999. Proceedings. 4th IEEE International Symposium on. IEEE, 1999, pp. 56-63.
7. S. Wood, D. Akehurst, O. Uzenkov, W. Howells, and K. McDonald-Maier, "A Model-Driven Development Approach to Mapping UML State Diagrams to Synthesizable VHDL," IEEE Transactions on Computers, vol. 57, no. 10, pp. 1357-1371, 2008.
8. W. Mueller, D. He, F. Mischkalla, A. Wegele, A. Larkham, P. Whis-ton, P. Peñil, E. Villar, N. Mitas, D. Kritharidis, F. Azcarate, and M. Carballeda, "The SATURN Approach to SysML-Based HW/SW Codesign," in VLSI 2010 Annual Symposium, ser. Lecture Notes in Electrical Engineering. Springer Netherlands, 2011, vol. 105, pp. 151-164.
9. S. Ouchani, O. A. Mohamed, and M. Debbabi, "A formal verification framework for Bluespec System Verilog," in Proceedings of the Forum on Specification Design Languages (FDL 2013), 2013, pp. 1-7.
10. W. Raslam and A. Sameh, "Mapping SysML to SystemC," in Proceedings of the Forum on Specification, Verification and Design Languages (FDL), ser. FDL' 07, 2007.
11. N. Bombieri, G. Di Guglielmo, M. Ferrari, F. Fummi, G. Pravadelli, F. Stefanni, and A. Venturelli, "Hifsuite: tools for hdl code conversion and manipulation," EURASIP Journal on Embedded Systems, vol. 2010, pp. 4:1-4:20, 2010.
12. A. Rushton, VHDL for logic synthesis. John Wiley & Sons, 2011.
13. Mentor Graphics, "Precision RTL," http://www.mentor.com/products/f-pga/synthesis/precision-rtl/.