IP watermarking techniques: Survey and comparison

Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003

Volumn , Issue , 2003, Pages 60-65

  Abdel Hamid, A T ^a   Tahar, S ^a   Aboulhamid, El Mostapha ^b  

^a Gina Cody School of Engineering and Computer Science   (Canada)

^b UNIVERSITÉ DE MONTRÉAL   (Canada)

Author keywords

Algorithm design and analysis; Computer architecture; Copyright protection; Hardware; Integrated circuit technology; Intellectual property; Process design; Security; System on a chip; Watermarking

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; DESIGN; DIGITAL STORAGE; DIGITAL WATERMARKING; INTELLECTUAL PROPERTY; MICROPROCESSOR CHIPS; PROCESS DESIGN; PROGRAMMABLE LOGIC CONTROLLERS; SURVEYS; SYSTEM-ON-CHIP;

ALGORITHM DESIGN AND ANALYSIS; COPYRIGHT PROTECTIONS; INTEGRATED CIRCUIT TECHNOLOGY; SECURITY; SYSTEM ON A CHIP;

COPYRIGHTS;

EID: 84944047222     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWSOC.2003.1213006     Document Type: Conference Paper

References (19)

1. Cadence Corp., "Cadence System Level Design and Verification", Cadence Design Systems, White paper, 2002.
2. H. Chang, L. Cooke, M. Hunt, G. Martin, A. McNelly, and L. Todd, "Surviving the SOC Revolution: A Guide to Platform-Based Design", Kluwer Academic Publishers, 1999.
3. R. Chapman and T. S. Durrani, "IP Protection of DSP Algorithms for System on Chip Implementation", IEEE Transactions on Signal Processing, Vol. 48, No. 3, March 2000, pp. 854-861.
4. E.D. Cashwell and C.J.Everett, "A Practical manual on the Monte Carlo Method for Random Walk Problems", Pergamon Press, 1959.
5. E. Charbon, "Hierarchical Watermarking in IC Design", IEEE 1998 Custom Integrated Circuits Conference, Santa Clara, California, USA, May 1998, pp. 295-298.
6. I. J. Cox, M. L. Miller, and J. A. Bloom, "Digital Watermarking", Morgan Kaufmann Publishers, ISBN 1-55860-714-5, 2002.
7. I. Hong and M. Potkonjak, "Techniques for intellectual property protection of DSP designs", IEEE International Conference. Acoustics, Speech, and Signal Processing, Munich, Germany, vol. 5, 1998, pp. 3133-3136.
8. "Intellectual Property Protection: Schemes, Alternatives and Discussion", VSI Alliance, White Paper, Version 1.1, August 2001.
9. D. Kahn, "The Codebreakers: The Story of Secret Writing", Scribner, 1996.
10. A. B. Kahng, et al., "Copy Detection for Intellectual Property Protection of VLSI Design" Proc. IEEE/ACM International Conference on Computer-Aided Design, San Jose, California, USA, November 1999, pp. 600-604.
11. S. Megerian, M. Drinic, and M. Potkonjak. "Watermarking Integer Linear Programming Solutions", Proc. 39th IEEE/ACM Design Automation Conference, New Orleans, LA, USA, June 2002, pp. 8-13.
12. N. Narayan, et al., "IP Protection for VLSI Designs Via Watermarking of Routes," in Proc. 14th Annual IEEE International ASIC/SOC Conference, Washington, DC, USA, September 2001, pp. 406-410.
13. A. L. Oliveira, "Techniques for the Creation of Digital Watermarks in Sequential Circuit Designs", IEEE Transactions om Computer-Aided Design of Integrated Circuits and Systems, Vol. 20, No. 9, September 2001, pp. 1101-1117.
14. F. A. P. Petitcolas, R.J. Anderson, and M. G. Kuhn, "Attacks on copyright marking systems", Proceeding of Information Hiding, Second International Workshop, LNCS 1525, Springer-Verlag, April 1998, pp. 219-239.
15. F. A. P. Petitcolas, R. J. Anderson, and M. G. Kuhn, "Information Hiding- A Survey", Proceeding of the IEEE, special issue on the protection of multimedia content, Vol. 87, No. 7, July 1999, pp. 1062-1078.
16. R. Rivest, "RFC 1321: The MD5 Message-Digest Algorithm", Network Working Group, 1992.
17. I. Torunoglu, and E. Charbon, "Watermarking-Based Copyright Protection of Sequential Functions", IEEE Journal of Solid-State Circuits, Vol. 35, No. 3, February 2000, pp.434-440.
18. F. Vahid, and T. Givargis, "Embedded System Design: A unified Hardware/Software Introduction", John Wiley & Sons, 2002.
19. VSI Alliance, "VSI Alliance Architecture Document: Version 1.0", VSI Alliance, 1997.