Energy efficient parallel computing on the PULP platform with support for OpenMP

2014 IEEE 28th Convention of Electrical and Electronics Engineers in Israel, IEEEI 2014

Volumn , Issue , 2014, Pages

  Rossi, Davide ^a   Loi, Igor ^a   Conti, Francesco ^a   Tagliavini, Giuseppe ^a   Pullini, Antonio ^b   Marongiu, Andrea ^b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b ETH ZURICH   (Switzerland)

Author keywords

Body biasing; Embedded platforms; Energy efficiency; Multi core systems; OpenMP

Indexed keywords

APPLICATION PROGRAMMING INTERFACES (API); BUDGET CONTROL; CLOSED LOOP CONTROL SYSTEMS; COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; PARALLEL ARCHITECTURES;

BODY BIASING; EMBEDDED ARCHITECTURE; EMBEDDED PLATFORMS; MANY-CORE ARCHITECTURE; MULTI-CORE SYSTEMS; OPENMP; STATE-OF-ART PERFORMANCE; THREAD LEVEL PARALLELISM;

ENERGY EFFICIENCY;

EID: 84941254870     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EEEI.2014.7005803     Document Type: Conference Paper

References (21)

1. "OpenRISC 1000 Architecture Manual." [Online]. Available: http://opencores.org/websvn.filedetails?repname=openrisc&path =%2Fopenrisc%2Ftrunk%2Fdocs%2Fopenrisc-arch-1.1rev0.pdf
2. D. Jacquet, F. Hasbani, P. Flatresse, R. Wilson, F. Arnaud, G. Cesana, T. Di Gilio, C. Lecocq, T. Roy, A. Chhabra, C. Grover, O. Minez, J. Uginet, G. Durieu, C. Adobati, D. Casalotto, F. Nyer, P. Menut, A. Cathelin, I. Vongsavady, and P. Magarshack, "A 3 GHz Dual Core Processor ARM Cortex TM-A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization," IEEE Journal of Solid-State Circuits, Vol. 49, no. 4, pp. 812-826, April 2014.
3. F. Conti, D. Rossi, A. Pullini, I. Loi and L. Benini, "Energy-Efficient Vision on the PULP Platform for Ultra-Low Power Parallel Computing," 2014 IEEE International Workshop on Signal Processing Systems, SiPS, Oct 20-22, Belfast, UK.
4. L. Benini, E. Flamand, D. Fuin, and D. Melpignano, "P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator," in 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, Mar. 2012, pp. 983-987.
5. A. Marongiu, A. Capotondi, G. Tagliavini, and L. Benini, "Improving the programmability of STHORM-based heterogeneous systems with offloadenabled OpenMP," in Proceedings of the First International Workshop on Many-core Embedded Systems - MES '13. New York, New York, USA: ACM Press, 2013, pp. 1-8.
6. D. Melpignano, L. Benini, E. Flamand, B. Jego, T. Lepley, G. Haugou, F. Clermidy, and D. Dutoit, "Platform 2012, a many-core computing accelerator for embedded SoCs," in Proceedings of the 49th Annual Design Automation Conference on - DAC '12. New York, New York, USA: ACM Press, 2012, p. 1137.
7. B. D. de Dinechin, R. Ayrignac, P.-E. Beaucamps, P. Couvert, B. Ganne, P. G. de Massas, F. Jacquet, S. Jones, N. M. Chaisemartin, F. Riss, and T. Strudel, "A clustered manycore processor architecture for embedded and accelerated applications," in 2013 IEEE High Performance Extreme Computing Conference (HPEC), pp. 1-6, Ieee, Sept. 2013.
8. A. Olofsson, "A 1024-core 70 GFLOP/W floating point manycore microprocessor," in Poster on 15th Workshop on High Performance Embedded Computing HPEC2011, 2011.
9. D. Bol, J. D. Vos, S. Boyd, D. Flandre, and J.-d. Legat, "A 25MHz 7W/MHz Ultra-Low-Voltage Microcontroller SoC in 65nm LP/GP CMOS for Low-Carbon Wireless Sensor Nodes," in Proceedings of 2012 IEEE International Solid-State Circuits Conference, Vol. 43, 2012.
10. F. Botman, J. D. Vos, S. Bernard, F. Stas, J.-D. Legat, and D. Bol, "Bellevue: a 50MHz Variable-Width SIMD 32bit Microcontroller at 0.37V for Processing-Intensive Wireless Sensor Nodes," in Proceedings of 2014 IEEE Symposium on Circuits and Systems, pp. 1207-1210, 2014.
11. D. Fick, R. G. Dreslinski, B. Giridhar, G. Kim, S. Seo, M. Fojtik, S. Satpathy, Y. Lee, D. Kim, N. Liu, M. Wieckowski, G. Chen, T. Mudge, D. Blaauw, and D. Sylvester, "Centip3De: A Cluster-Based NTC Architecture With 64 ARM Cortex-M3 Cores in 3D Stacked 130 nm CMOS," IEEE Journal of Solid-State Circuits, Vol. 48, no. 1, pp. 104-117, Jan. 2013.
12. S. Seo, R. G. Dreslinski, M. Woh, C. Chakrabarti, S. Mahlke, and T. Mudge, "Diet SODA: A Power-Efficient Processor for Digital Cameras," in Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design - ISLPED '10. New York, New York, USA: ACM Press, 2010, p. 79.
13. A. Y. Dogan, D. Atienza, A. Burg, I. Loi, and L. Benini, "Power/performance exploration of single-core and multi-core processor approaches for biomedical signal processing," in Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. Springer, 2011, pp. 102-111.
14. M. Gautschi, D. Rossi, and L. Benini, "Customizing an open source processor to fit in an ultra-low power cluster with a shared L1 memory," in Proceedings of the 24th edition of the great lakes symposium on VLSI - GLSVLSI '14, (New York, New York, USA), pp. 87-88, ACM Press, 2014.
15. A. Rahimi, I. Loi, M. R. Kakoee, and L. Benini, "A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters," 2011 Design, Automation & Test in Europe, pp. 1-6, Mar. 2011.
16. D. Rossi, I. Loi, G. Haugou, and L. Benini, "Ultra-low-latency lightweight DMA for tightly coupled multi-core clusters," in Proceedings of the 11th ACM Conference on Computing Frontiers - CF '14, (New York, New York, USA), pp. 1-10, ACM Press, 2014.
17. A. Teman, D. Rossi, P. Meinerzhagen, L. Benini and A. Burg, "Controlled Placement of Standard Cell Memory Arrays for Improved Density and Low Power in 28nm FD-SOI", to appear on 20th Asia and South Pacific Design Automation Conference (ASP-DAC 2015).
18. I. Miro-Panades, E. Beigné, Y. Thonnart, L. Alacoque, P. Vivet, S. Lesecq, D. Puschini, A. Molnos, F. Thabet, B. Tain, K. B. Chehida, S. Engels, R. Wilson, and D. Fuin, "A Fine-Grain Variation-Aware Dynamic Vdd-Hopping AVFS Architecture on a 32 nm GALS MPSoC," IEEE Journal of Solid-State Circuits, Vol. 49, no. 7, pp. 1475-1486, Jul. 2014.
19. A. Marongiu, P. Burgio and L. Benini, "Supporting OpenMP on a multi-cluster embedded MPSoC", Microprocessors and Microsystems - Embedded Hardware Design, Vol. 35, no. 8, pp. 668-682, 2011.
20. A. Marongiu and L. Benini, "An OpenMP Compiler for Efficient Use of Distributed Scratchpad Memory in MPSoCs", IEEE Trans. Computers, Vol. 61, no. 2, pp. 222-236, 2012.
21. A. Marongiu, P. Burgio and L. Benini, "Fast and lightweight support for nested parallelism on cluster-based embedded many-cores", 2012 Design, Automation & Test in Europe Conference & Exhibition, DATE 2012, Dresden, Germany, March 12-16, 2012, pp. 105-110.