Revolutionary NanoSilicon Ancillary Technologies for Ultimate-Performance Gigascale Systems

Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007

Volumn , Issue , 2007, Pages 421-428

  Bakir, Muhannad S ^a   Dang, Bing ^a   Meindl, James D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER TRANSMISSION; INTEGRATED CIRCUITS;

ADVERSE EFFECT; HEAT REMOVAL; INTERCONNECT NETWORKS; NANO-SILICON; OFF-CHIP; POWER DELIVERY; ROADMAP;

INTEGRATED CIRCUIT INTERCONNECTS;

EID: 84938569712     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2007.4405766     Document Type: Conference Paper

References (18)

1. Various microprocessor datasheets; vvww. intel. com. International Technology Roadmap for Semiconductors (ITRS), 2006 update.
2. R. Prasher, "Thermal interface materials: historical perspective, status, and future directions, " Proceedings of the IEEE, vol. 94, pp. 1571-1586, 2006.
3. K. Shakeri and J. D. Meindl, "Compact physical IR-drop models for chip/package co-design of gigascale integration (GSI), " IEEE Trans. Electron Devices, vol. 52, pp. 1087-1096, 2005.
4. G. Schrom, P. Hazucha, H. Jae-Hong, V. Kursun, D. Gardner, S. Narendra, T. Karnik, and D. Vivek, "Feasibility of Monolithic and 3D-Stacked DC-DC Converters for Microprocessors in 90nm Technology Generation, " in Proc. IEEE Int. Symp. Low Power Electronics and Design (ISLPED), 2004, pp. 263-268.
5. D. Mallik, K. Radhakrishnan, J. He, C.-P. Chiu, T. Kamgaing, D. Searls, and J. D. Jackson, "Advanced package technologies for high performance systems, " Intel Technol. J., vol. 9, pp. 259-271, 2005.
6. P. Hazucha, G. Schrom, H. Jaehong, B. A. Bloechel, P. Hack, G. E. Dermer, S. Narendra, D. Gardner, T. Karnik, V. De, and S. Borkar, "A 233-MHz 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package, " IEEE J. Solid-State Circuits, vol. 40, pp. 838-845, 2005.
7. H. Dawei, T. Sze, A. Landin, R. Lytel, and H. L. Davidson, "Optical interconnects: out of the box forever, " IEEE J. Selected Topics in Quantum Electronics, vol. 9, pp. 614-623, 2003.
8. D. A. B. Miller, "Rationale and challenges for optical interconnects to electronic chips, " Proceedings of the IEEE, vol. 88, pp. 728-749, 2000.
9. M. S. Bakir, H. A. Reed, H. D. Thacker, C. S. Patel, P. A. Kohl, K. P. Martin, and J. D. Meindl, "Sea of Leads (SoL) ultrahigh density wafer-level chip input/output interconnections for gigascale integration (GSI), " IEEE Trans. Electron Devices, vol. 50, pp. 2039-2048, 2003.
10. M. S. Bakir, T. K. Gaylord, K. P. Martin, and J. D. Meindl, "Sea of polymer pillars: compliant wafer-level electrical-optical chip I/O interconnections, " IEEE Photonics Technol. Lett., vol. 15, pp. 1567-1569, 2003.
11. M. S. Bakir, P. A. Kohl, A. L. Glebov, E. Elce, D. Bhusari, M. G. Lee, and J. D. Meindl, "Flexible polymer pillars for optical chip assembly: materials, structures, and characterization, " in Proc. SPIE Photonics West, 2007.
12. M. S. Bakir and J. D. Meindl, "Sea of polymer pillars electrical and optical chip I/O interconnections for gigascale integration, " IEEE Trans. Electron Devices, vol. 51, pp. 1069-1077, 2004.
13. B. Dang, M. S. Bakir, and J. D. Meindl, "Integrated thermal-fluidic I/O interconnects for an on-chip microchannel heat sink, " IEEE Electron DeviceLett, vol. 27, pp. 117-119, 2006.
14. B. Dang, P. Joseph, M. Bakir, T. Spencer, P. Kohl, and J. Meindl, "Wafer-level microfluidic cooling interconnects for GSI, " in IEEE Int. Interconnect Technol. Conf., 2005, pp. 180-182.
15. A. L. Glebov, D. Bhusari, P. Kohl, M. S. Bakir, J. D. Meindl, and M. G. Lee, "Flexible pillars for displacement compensation in optical chip assembly, " IEEE Photonics Technol. Lett, vol. 18, pp. 974-976, 2006.
16. H. Y. Zhang, D. Pinjala, T. N. Wong, and Y. K. Joshi, "Development of liquid cooling techniques for flip chip ball grid array packages with high heat flux dissipations, " IEEE Trans. Components and Packaging Technol, vol. 28, pp. 127-135, 2005.
17. E. G. Colgan et al, "A practical implementation of silicon microchannel coolers for high power chips, " in Proc. IEEE Semiconductor Thermal Measurement and Management Symp., 2005, pp. 1-7.
18. D. B. Tuckerman and R. F. W. Pease, "High-performance heat sinking for VLSI, " IEEE Electron Dev. Lett, vol. 2, pp. 126-129, 1981.