Data Centric Cache Measurement on the Intel ltanium 2 Processor

Proceedings of the ACM/IEEE SC 2004 Conference: Bridging Communities

Volumn , Issue , 2004, Pages

  Buck, Bryan R ^a   Hollingsworth, Jeffrey K ^b  

^a Platform Logic ^*  (United States)

^b UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

2 PERFORMANCE; CACHE BEHAVIOR; CACHE MEASUREMENTS; DATA CENTRIC; HARDWARE PERFORMANCE COUNTERS; PERFORMANCE TUNING; PROCESSOR SPEED; RUNNING TIME;

CACHE MEMORY;

EID: 84934311794     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2004.21     Document Type: Conference Paper

References (29)

1. AIX 5L Version 5.2 Performance Tools Guide and Reference. IBM, IBM Order Number SC23-4859-01, 2003.
2. IA-32 Intel Architecture Software Developer's Manual, Volume 1: Basic Architecture. Intel, Intel Order Number 253665, 2004.
3. Intel Itanium 2 Processor Reference Manual for Software Development and Optimization. Intel, Intel Order Number 251110-002, 2003.
4. Perfmon project web site, HP, 2003. http://www.hpl.hp. com/research/linux/perfmon/
5. Anderson, J., Berc, L., Chrysos, G., Dean, J., Ghemawat, S., Hicks, J., Leung, S.-T., Licktenberg, M., Vandevoorder, M., Walkdspurger, C. A. and Weihl, W. E., Transparent, Low-Overhead Profiling on Modern Processors. In Proceedings of the Workshop on Profile and Feedback-Directed Compilation, (Paris, France, 1998).
6. Bao, H., Bielak, J., Ghattas, O., Kallivokas, L. F., O'Hallaron, D. R., Schewchuk, J. R. and Xu, J. Largescale simulation of elastic wave propagation in heterogeneous media on parallel computers. Computer Methods in Applied Mechanics and Engineering, 152 (1-i2). 85-102.
7. Berrendorf, R., Ziegler, H. and Mohr, B. PCL - The Performance Counter Library, Research Centre Juelich GmbH, 2003. http://www.fz-juelich.de/zam/PCL/
8. Buck, B. R. and Hollingsworth, J. K. An API for Runtime Code Patching. The International Journal of High Performance Computing Applications, 14 (4). 317-329.
9. Buck, B. R. and Hollingsworth, J. K., Using Hardware Performance Monitors to Isolate Memory Bottlenecks. In Proceedings of SC2000, (Dallas, TX, 2000).
10. Chilimbi, T. M., Ball, T., Eick, S. G. and Larus, J. R., StormWatch: A Tool for Visualizing Memory System Protocols. In Proceedings of Supercomputing'95, (San Diego, CA, 1995).
11. Chilimbi, T. M., Hill, M. D. and Larus, J. R., Cache-Conscious Structure Layout. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), (Atlanta, GA, 1999), 1-12.
12. Compaq Computer Corporation Alpha Architecture Handbook (Version 4), 1998.
13. De Rose, L., Ekanadham, K. and Hollingsworth, J. K., SIGMA: A Simulator Infrastructure to Guide Memory Analysis. In Proceedings of SC2002, (Baltimore, MD, 2002).
14. Goldberg, A. J. and Hennessy, J. L. MTOOL: An Integrated System for Performance Debugging Shared Memory Multiprocessor Applications. IEEE Transactions on Parallel and Distributed Systems, 4 (1). 28-40.
15. Henning, J. L. SPEC CPU2000: Measuring CPU Performane in the New Millenium. Computer, 33 (7). 28-35.
16. Huck, J., Morris, D., Ross, J., Knies, A., Mulder, H. and Zahir, R. Introducing the IA-64 Architecture. IEEE Micro, 20 (5). 12-23.
17. Itzkowitz, M., Wylie, B. J. N., Aoki, C. and Kosche, N., Memory Profiling using Hardware Counters. In Proceedings of SC2003, (Phoenix, AZ, 2003).
18. Jalby, W. and Lemuet, C., Exploring and Optimizing Itanium2 Cache Performance for Scientific Computing. In Proceedings of the Second Workshop on Explicitly Parallel Instruction Computing Architectures and Compiler Technology, (Istanbul, Turkey, 2002).
19. Lauterbach, G. and Horel, T. UltraSPARC-III: Designing Third Generation 64-Bit Performance. IEEE Micro, 19 (3). 73-85.
20. Lebeck, A. R. and Wood, D. A. Cache Profiling and the SPEC Benchmarks: A Case Study. IEEE Computer, 27 (9). 15-26.
21. Lyon, T., Delano, E., McNairy, C. and Mulla, D., Data Cache Design Considerations for the Itanium 2 Processor. In Proceedings of the International Conference on Computer Design, (Freiburg, Germany, 2002), 356-363.
22. Martonosi, M., Gupta, A. and Anderson, T., Effectiveness of Trace Sampling for Performance Debugging Tools. In Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, (1993).
23. Martonosi, M., Gupta, A. and Anderson, T., Mem-Spy: Analyzing Memory System Bottlenecks in Programs. In Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, (Newport, Rhode Island, 1992), 1-12.
24. Mucci, P. J., Browne, S., Deane, C. and Ho, G., PAPI: A Portable Interface to Hardware Performance Counters. In Proceedings of the Department of Defense HPCMP Users Group Conference, (Monterey, CA, 1999).
25. Reinhardt, S. K., Larus, J. R. and Wood, D. A., Typhoon and Tempest: User-Level Shared Memory. In Proceedings of the ACM/IEEE International Symposium on Computer Architecture, (1994).
26. Sechen, C. and Sangiovanni-Vincentelli, A. The TimberWolf Placement and Routing Package. IEEE Journal of Solid-State Circuits, 20 (2). 432-439.
27. Sharangpani, H. and Arora, K. Itanium Processor Microarchitecture. IEEE Micro, 20 (5). 24-43.
28. Tendler, J. M., Dodson, J. S., J. S. Fields, J., Le, H. and Sinharoy, B. POWER4 System Microarchitecture. IBM Journal of Research and Development, 46 (1). 5-26.
29. Zagha, M., Larson, B., Turner, S. and Itzkowitz, M., Performance Analysis Using the MIPS R10000 Performance Counters. In Proceedings of Supercomputing'96, (Pittsburgh, PA, 1996).