A real world application used to implement a true IDDQ based test strategy (facts and figures)

Proceedings of the European Test Workshop

Volumn 2002-January, Issue January, 2002, Pages 81-86

  Manhaeve, Hans ^a   Vaccaro, Joseph S ^b   Benecke, Loren ^b   Prystasz, David ^b  

^a Q StarTestnv ^*  (Belgium)

^b MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMMERCIAL VEHICLES; COST REDUCTION; COSTS; PRODUCT DESIGN; QUALITY CONTROL; TESTING;

COMMERCIAL PRODUCTS; LOW-COST DESIGN; MEASUREMENT HARDWARE; PRODUCTION TEST; TEST COVERAGE; TEST STRATEGIES; TEST SYSTEMS; TEST VEHICLE;

DESIGN FOR TESTABILITY;

EID: 84931417474     PISSN: 15301877     EISSN: 15581780     Source Type: Conference Proceeding    
DOI: 10.1109/ETW.2002.1029643     Document Type: Conference Paper

References (19)

1. L.K. Horning et all, Measurements of Quiescent Power Supply Current for CMOS ICs in Production Testing, Proceedings ofthe ITC 1987, pp. 300-309.
2. R.K. Gulati et all, Detection of "Undetectable" Faults using IDDQ Testing, Proceedings ofthe ITC 1992, pp. 770-777.
3. P.C. Maxwell et all, The Effectiveness of IDDQ, Functional and Scan Tests: How Many Fault Coverages do we need?, Proceedings ofthe ITC 1992, pp. 168-177.
4. J.M. Soden et all, IDDQ Testing: A Review, JETTA, 3, 291-303 (1992).
5. S.D. McEuen, Reliability Benefits of IDDQ, JETTA, 3, 327-335 (1992).
6. H.A.R. Manhaeve et all, An Off-Chip IDDQ Current Measurement Unit for Telecommunication ASICs, Proceedings ofthe ITC 1994, pp. 203-212.
7. K.M. Wallquist, On the Effect of ISSQ Testing in Reducing Early Failure Rate, Proceedings ofthe ITC 1995, pp. 910-914.
8. P.C. Maxwell, R.C. Aitken, Combining IDDQ and Stuck-At Fault Coverage Metrics - Does it make Sense ?, Proceedings ofthe 1995 IEEE International workshop on IDDQ Testing, pp. 20-25.
9. T.R. Henry, T. Soo, Burn-in Elimination of a High Volume Microprocessor Using IDDQ, Proceedings ofthe ITC 1996, pp. 242-249.
10. P.C. Maxwell et all, IDDQ and AC SCAN: The War Against Unmodelled Defects, Proceedings of the ITC 1996, pp. 250-258.
11. J. van Sas, U. Swerts, M. Darquennes, Towards an Effective IDDQ Test Vector Selection and Application Methodology, Proceedings ofthe ITC 1996, pp. 491-500.
12. P. Nigh et all, Failure Analysis of Timing and IDDQ-only Failures from the SEMATECH Test Methods Experiments, Proceedings ofthe ITC 1998, pp. 13-52.
13. A. Righter et all, CMOS IC Reliability Indicators and Burn-in Economics, Proceedings ofthe ITC 1998, pp. 194-203.
14. A.C. Miller, IDDQ Testing in Deep Submicron Integrated Circuits, Proceedings ofthe ITC 1999, pp. 724-729.
15. R. Rajsuman, IDDQ Testing for CMOS VLSI, Proceedings of the IEEE, Vol. 88, No. 4., April 2000, pp. 544-566.
16. R. K. Gulati, C.F. Hawkins, IDDQ Testing of VLSI Circuits, Kluwer Academic Publishers, 1996, ISBN 0-7923-9315-5
17. S. Chakravarty, P.J. Thadikaran, Introduction to IDDQ Testing, Kluwer Academic Publishers, 1997, ISBN 07923-9945-5
18. QD-1000 Data Sheet and Application Notes, Q-Star Test, 2001
19. QI-000x Product Notes, Q-Star Test, 2001