메뉴 건너뛰기




Volumn , Issue , 2014, Pages

Analysis and modeling of four-folded vertical Hall devices in current domain

Author keywords

[No Author keywords available]

Indexed keywords

MICROELECTRONICS;

EID: 84929340291     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/prime.2014.6872733     Document Type: Conference Paper
Times cited : (16)

References (7)
  • 2
    • 84859436499 scopus 로고    scopus 로고
    • A computationally effcient numerical model of the offset of cmos-integrated vertical hall devices
    • T. Kaufmann, M. Vecchi, P. Ruther, and O. Paul, "A computationally effcient numerical model of the offset of cmos-integrated vertical hall devices," Sensors and Actuators A: Physical, vol. 178, pp. 1-9, 2012.
    • (2012) Sensors and Actuators A: Physical , vol.178 , pp. 1-9
    • Kaufmann, T.1    Vecchi, M.2    Ruther, P.3    Paul, O.4
  • 3
    • 84855887401 scopus 로고    scopus 로고
    • Analysis of the offset of semiconductor vertical hall devices
    • O. Paul, R. Raz, and T. Kaufmann, "Analysis of the offset of semiconductor vertical hall devices," Sensors and Actuators A: Physical, vol. 174, pp. 24-32, 2012.
    • (2012) Sensors and Actuators A: Physical , vol.174 , pp. 24-32
    • Paul, O.1    Raz, R.2    Kaufmann, T.3
  • 4
    • 84877276503 scopus 로고    scopus 로고
    • 2-d difierential folded vertical hall device fabricated on a p-Type substrate using cmos technology
    • June
    • G.-M. Sung and C.-P. Yu, "2-d difierential folded vertical hall device fabricated on a p-Type substrate using cmos technology," IEEE Sensors Journal, vol. 13, no. 6, pp. 2253-2262, June 2013.
    • (2013) IEEE Sensors Journal , vol.13 , Issue.6 , pp. 2253-2262
    • Sung, G.-M.1    Yu, C.-P.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.